US9384980B2 - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device Download PDF

Info

Publication number
US9384980B2
US9384980B2 US14/481,008 US201414481008A US9384980B2 US 9384980 B2 US9384980 B2 US 9384980B2 US 201414481008 A US201414481008 A US 201414481008A US 9384980 B2 US9384980 B2 US 9384980B2
Authority
US
United States
Prior art keywords
film
metal
metal film
processing target
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/481,008
Other versions
US20160005604A1 (en
Inventor
Yasuhito Yoshimizu
Mitsuhiro Omura
Hisashi Okuchi
Satoshi Wakatsuki
Tsubasa IMAMURA
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to US14/481,008 priority Critical patent/US9384980B2/en
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WAKATSUKI, SATOSHI, IMAMURA, TSUBASA, OKUCHI, HISASHI, OMURA, MITSUHIRO, YOSHIMIZU, YASUHITO
Publication of US20160005604A1 publication Critical patent/US20160005604A1/en
Application granted granted Critical
Publication of US9384980B2 publication Critical patent/US9384980B2/en
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KABUSHIKI KAISHA TOSHIBA
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION CHANGE OF NAME AND ADDRESS Assignors: K.K. PANGEA
Assigned to KIOXIA CORPORATION reassignment KIOXIA CORPORATION CHANGE OF NAME AND ADDRESS Assignors: TOSHIBA MEMORY CORPORATION
Assigned to K.K. PANGEA reassignment K.K. PANGEA MERGER (SEE DOCUMENT FOR DETAILS). Assignors: TOSHIBA MEMORY CORPORATION
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0338—Process specially adapted to improve the resolution of the mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0332—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their composition, e.g. multilayer masks, materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0335—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by their behaviour during the process, e.g. soluble masks, redeposited masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051—Deposition of metallic or metal-silicide layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches

Definitions

  • Embodiments described herein relate generally to a manufacturing method of a semiconductor device.
  • a mask material having high etching resistance is required. Further, to transfer a resist pattern to a material having high etching resistance such as a metal, a technology for performing dry etching with respect to this material is important.
  • FIG. 1A to FIG. 1C are examples of schematic cross-sectional views for explaining a manufacturing method of a semiconductor device according to an embodiment
  • FIG. 2 is an example of a view for explaining a relationship between plating conditions and plating growth results.
  • FIG. 3 is an example of a view for explaining a metal nanoparticle covered with an organic molecular film.
  • a manufacturing method of a semiconductor device includes: forming a first film on a processing target by using a first material; forming a second film on the first film by using a second material; selectively removing the second and first films to provide an opening pierced in the second and first films; selectively forming a metal film on an inner surface of the opening in the first film; and processing the processing target by using the metal film as a mask.
  • a manufacturing method of a semiconductor device according to an embodiment will now be described with reference to FIG. 1A to FIG. 3 .
  • films F 1 to F 3 are sequentially formed on a processing target 100 .
  • a type/material of the processing target 100 is not restricted in particular, it is possible to adopt as the processing target an ONON structure obtained by iteratively laminating an oxide film and a nitride film, an OPOP structure obtained by iteratively laminating an oxide film and a polysilicon film, an OMOM structure obtained by iteratively laminating an oxide film and a metal film, or the like.
  • This embodiment will take an example where a surface is made of a material to which a plating film grows like amorphous silicon (aSi) or a silicon nitride film (SiN) having an unoxidized surface.
  • the film F 1 and the film F 3 are made of a material to which a plating film does not grow.
  • a silicon oxide film (SiO 2 ) is used in this embodiment.
  • the material to which a plating film does not grow is not restricted to the silicon oxide film (SiO 2 ) and, for example, a silicon nitride film (SiN) having an oxidized surface may be used.
  • the film F 1 and the film F 3 correspond to, e.g., third and second films, respectively and the silicon oxide film (SiO 2 ) corresponds to, e.g., a second material.
  • a film F 2 is made of a material to which a plating film grows.
  • amorphous silicon As the material to which the plating film grows, amorphous silicon (aSi) is used in this embodiment.
  • the material of the film F 2 is not restricted to amorphous silicon (aSi), and it is possible to use, e.g., not only carbon (C) or a silicon nitride film (SiN) having an unoxidized surface but also a metal such as titanium (Ti) or tungsten (W), an alloy containing such a metal, or carbide (see FIG. 2 ).
  • the film F 2 corresponds to, e.g., a first film
  • amorphous silicon (aSi) corresponds to, e.g., a first material.
  • the film F 3 and the film F 2 are selectively removed by using a known semiconductor microfabrication technology to form an opening or groove OP which is pierced in the film F 3 and the film F 3 and has a surface of the film F 1 exposed on a bottom surface thereof as shown in FIG. 1A .
  • a plating film is grown on a surface of the film F 2 alone by performing electroless plating. Consequently, as shown in FIG. 1B , a metal film M is formed only on a side surface of the opening or groove OP in the film F 2 . In this manner, a metal mask is formed by self-assembly.
  • a material having high etching resistance is selected as a metal species from electroless-platable materials, for example, palladium (Pd) is used in this embodiment, and a palladium chloride (Cl 2 ) solution is used as a catalyst.
  • Pd palladium
  • Cl 2 palladium chloride
  • the material is not restricted to palladium (Pd) as a matter of course.
  • a known etching process is performed by using the metal film M as a mask.
  • a groove or hole pattern TR corresponding to a shape of the metal film M is formed in the processing target 100 .
  • the metal film M is formed only on the side surface of the opening or groove OP without being formed on an upper surface of the film F 2 . Therefore, a coverage factor of the metal film M is greatly reduced as compared with a case where the film F 3 is not formed.
  • a chemical treatment for removing processing residues is carried out.
  • the remaining metal mask can be removed together with the processing residues by a treatment using, e.g., a strong acid and a strong oxidizing agent such as a mixture of a sulfuric acid (H 2 SO 4 ) and hydrogen peroxide (H 2 O 2 ).
  • a strong acid and a strong oxidizing agent such as a mixture of a sulfuric acid (H 2 SO 4 ) and hydrogen peroxide (H 2 O 2 ).
  • the electroless-platable material is not restricted to palladium (Pd), and it may be, e.g., copper (Cu) or nickel (Ni) that mostly has high mobility in silicon. If a chamber is contaminated with such a metal, such a metal diffuses to films or a substrate constituting a device by second scattering, and a risk that causes deterioration of electrical characteristics or deterioration of reliability of the device increases.
  • a combination of the film F 1 to the film F 3 is not restricted to the combination described above, and many combinations can be considered in accordance with electroless plating conditions, a pretreatment, and others.
  • growth selectivity it is preferable to perform a cleaning treatment before a catalytic treatment using a palladium chloride (PdCl 2 ) solution.
  • PdCl 2 palladium chloride
  • SiN growth selectivity differs depending on presence/absence of surface oxidation, and the growth selectivity can be modulated by using a pretreatment adopting an SAM (Self-assembled Monolayer) after the cleaning treatment and before the catalytic treatment.
  • FIG. 2 shows an example of a table showing a relationship between plating conditions and plating growth results.
  • a silicon oxide film (SiO 2 ), a silicon nitride film (SiN), amorphous silicon (aSi), and carbon (C) are used as precipitation target materials for the metal film growth.
  • a right-hand side of FIG. 2 shows results obtained when an RCA cleaning treatment provided by RCA was performed as a pretreatment and palladium (Pd) was imparted by using a palladium chloride (PdCl 2 ) solution.
  • a metal film grows under all plating conditions shown in FIG. 2 .
  • the metal film may or may not grow depending on the plating conditions.
  • the metal film does not grow in case of both the silicon oxide film (SiO 2 ) and the silicon nitride film (SiN).
  • TMSDMA trimethylsilyl-dimethylamine
  • TMSDMA treatment when the TMSDMA treatment is performed, a surface of the silicon oxide film (SiO 2 ) can be covered with a methyl group by a silane coupling reaction. On the other hand, the methyl group becomes sparse on the silicon nitride film (SiN) by this TMSDMA treatment.
  • palladium (Pd) imparting process using the palladium chloride (PdCl 2 ) solution palladium (Pd) atoms are not adsorbed by the methyl group, but they are adsorbed by the amino group alone.
  • PdCl 2 palladium chloride
  • the plating film selectively grows with respect to the film F 2 formed by using amorphous silicon (aSi), but the plating film does not grown with respect to the film F 1 and the film F 3 formed by using the silicon oxide film (SiO 2 ).
  • aSi amorphous silicon
  • Thicknesses of the film F 1 to the film F 3 are determined in accordance with a combination of materials of these films and a material of the processing target and a processing depth of the processing target.
  • the electroless plating is used as the metal film forming method, but the method is not restricted thereto, and the same effect can be provided even when, e.g., a selective CVD (Chemical Vapor Deposition) method or organic molecules each containing a metal are used.
  • a selective CVD Chemical Vapor Deposition
  • tungsten (W) or nickel (Ni) by a method generally used in a semiconductor device wiring process, e.g., a dual damascene process.
  • a film forming gas for example, tungsten hexafluoride (WF 6 ) can be used in tungsten (W) CVD.
  • WF 6 tungsten hexafluoride
  • a temperature, a pressure, a time, and others a low temperature, a low pressure, and a short time are generally preferable.
  • the organic molecule containing a metal there are a metal nanoparticle covered with an organic molecular film as well as an organic molecule with structure in which a metal atom or a metal ion is trapped by the organic molecule.
  • the growth selectivity can be dominated by a reaction group of the organic molecular film, and a metal species that turns to the metal film F can be individually selected in accordance with a type of the reaction group.
  • FIG. 3 shows an example of the organic molecule containing a metal.
  • FIG. 3 shows an example of a metal nanoparticle 50 covered with an organic molecular film 60 .
  • a reaction group of the organic molecular film 60 there is, e.g., a thiol group that does not react with the film F 1 or the film F 3 that is the silicon oxide film (SiO 2 ), a phosphon group, or the like. It is to be noted that an organic molecular film whose end is a reaction group is also included as the organic molecular film 60 .
  • a metal species of the nanoparticle 50 can be selected from various kinds that are present in the market, and it is not restricted to a material that can be deposited by the above-described plating method.
  • Using the metal nanoparticle enables intending to achieve an ultrathin film of an organic monomolecular layer, and hence a thickness of the metal film F can be reduced. However, when the thickness is reduced too much, a function as a hard mask is lowered.
  • a multilayer may be formed to adjust the thickness of the metal film F.
  • porphyrin As an organic molecular that traps a metal atom or a metal ion, there is, e.g., porphyrin.
  • an immersion method can be used as a method for forming the metal film F by using the organic molecules each containing the metal.
  • a solution having nanoparticies dispersed therein is discharged to a processing target, or the processing target is immersed in the solution having nanoparticles dispersed therein, and then rinsing and drying are performed, for example.
  • a type and a removal method of processing residues generated in the etching process using as a mask the metal film F made of organic molecules each containing the metal differ depending on a metal species of the nanoparticles.
  • metal species of the nanoparticles is, e.g., nickel (Ni) or cobalt (Co)
  • removal is enabled by using a mixture of a sulfuric acid (H 2 SO 4 ) and hydrogen peroxide (H 2 O 2 ).
  • the metal species of the nanoparticles is, e.g., tungsten (W) or molybdenum (Mb), it is preferable to use a mixture of ammonia (NH 3 ) and hydrogen peroxide water (H 2 O 2 ).
  • NH 3 ammonia
  • H 2 O 2 hydrogen peroxide water
  • etching mask having at least a surface made of a metal by self-assembly without performing a dry etching treatment with respect to a mask material with high etching resistance.
  • etching masks having various structures for various purposes can be created by using the patterning technology based on the semiconductor microfabrication and the growth selectivity.
  • a clean fine pattern can be obtained in the etching process for a fine and high-aspect pattern.
  • semiconductor devices including, e.g., an NAND flash memory, a DRAM (Dynamic Random Access Memory), a BiCS (Bit Cost Scalable) flash memory, a PCRAM (Phase-Change Random Access Memory), a ReRAM (Resistive Random Access Memory), a TSV (Through Silicon Via), and others.
  • NAND flash memory e.g., a DRAM (Dynamic Random Access Memory), a BiCS (Bit Cost Scalable) flash memory, a PCRAM (Phase-Change Random Access Memory), a ReRAM (Resistive Random Access Memory), a TSV (Through Silicon Via), and others.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Chemically Coating (AREA)

Abstract

According to an embodiment, a manufacturing method of a semiconductor device includes: forming a first film on a processing target by using a first material; forming a second film on the first film by using a second material; selectively removing the second and first films to provide an opening pierced in the second and first films; selectively forming a metal film on an inner surface of the opening in the first film; and processing the processing target by using the metal film as a mask.

Description

CROSS REFERENCE APPLICATIONS
This application is based upon and claims the benefit of U.S. provisional Application No. 62/019,608, filed on Jul. 1, 2014, the entire contents of which are incorporated herein by reference.
FIELD
Embodiments described herein relate generally to a manufacturing method of a semiconductor device.
BACKGROUND
To form a structure having high-aspect holes or grooves by using a pattern formed based on a lithography technology, a mask material having high etching resistance is required. Further, to transfer a resist pattern to a material having high etching resistance such as a metal, a technology for performing dry etching with respect to this material is important.
In the prior art, a physical etching effect or a corrosive gas is used for patterning a metal material having high dry etching resistance.
However, perpendicular processability is low in the physical etching, and forming a mask that enables formation of a high-aspect hole or groove structure is difficult. Further, for example, when a halogen gas is used, there occurs a problem that a metal material corrodes and processing residues remain to contaminate a processing target under the mask.
BRIEF DESCRIPTION OF THE DRAWINGS
In the accompanying drawings:
FIG. 1A to FIG. 1C are examples of schematic cross-sectional views for explaining a manufacturing method of a semiconductor device according to an embodiment;
FIG. 2 is an example of a view for explaining a relationship between plating conditions and plating growth results; and
FIG. 3 is an example of a view for explaining a metal nanoparticle covered with an organic molecular film.
 DETAILED DESCRIPTION
According to an embodiment, a manufacturing method of a semiconductor device includes: forming a first film on a processing target by using a first material; forming a second film on the first film by using a second material; selectively removing the second and first films to provide an opening pierced in the second and first films; selectively forming a metal film on an inner surface of the opening in the first film; and processing the processing target by using the metal film as a mask.
Embodiments will now be described hereinafter with reference to the drawings. In the drawings, like reference numerals denote like parts to appropriately omit an overlapping description thereof.
Each of the accompanying drawings is used for promoting an explanation and an understanding of the present invention, and it is to be noted that shapes, dimensions, ratios, and others in the respective drawings may be different from counterparts in an actual device.
A manufacturing method of a semiconductor device according to an embodiment will now be described with reference to FIG. 1A to FIG. 3.
First, films F1 to F3 are sequentially formed on a processing target 100.
Although a type/material of the processing target 100 is not restricted in particular, it is possible to adopt as the processing target an ONON structure obtained by iteratively laminating an oxide film and a nitride film, an OPOP structure obtained by iteratively laminating an oxide film and a polysilicon film, an OMOM structure obtained by iteratively laminating an oxide film and a metal film, or the like. This embodiment will take an example where a surface is made of a material to which a plating film grows like amorphous silicon (aSi) or a silicon nitride film (SiN) having an unoxidized surface.
The film F1 and the film F3 are made of a material to which a plating film does not grow. As the material to which the plating film does not grow, a silicon oxide film (SiO2) is used in this embodiment. The material to which a plating film does not grow is not restricted to the silicon oxide film (SiO2) and, for example, a silicon nitride film (SiN) having an oxidized surface may be used. In this embodiment, the film F1 and the film F3 correspond to, e.g., third and second films, respectively and the silicon oxide film (SiO2) corresponds to, e.g., a second material.
A film F2 is made of a material to which a plating film grows. As the material to which the plating film grows, amorphous silicon (aSi) is used in this embodiment. However, the material of the film F2 is not restricted to amorphous silicon (aSi), and it is possible to use, e.g., not only carbon (C) or a silicon nitride film (SiN) having an unoxidized surface but also a metal such as titanium (Ti) or tungsten (W), an alloy containing such a metal, or carbide (see FIG. 2). In this embodiment, the film F2 corresponds to, e.g., a first film, and amorphous silicon (aSi) corresponds to, e.g., a first material.
Then, the film F3 and the film F2 are selectively removed by using a known semiconductor microfabrication technology to form an opening or groove OP which is pierced in the film F3 and the film F3 and has a surface of the film F1 exposed on a bottom surface thereof as shown in FIG. 1A.
Subsequently, a plating film is grown on a surface of the film F2 alone by performing electroless plating. Consequently, as shown in FIG. 1B, a metal film M is formed only on a side surface of the opening or groove OP in the film F2. In this manner, a metal mask is formed by self-assembly.
A material having high etching resistance is selected as a metal species from electroless-platable materials, for example, palladium (Pd) is used in this embodiment, and a palladium chloride (Cl2) solution is used as a catalyst. However, as will be described later, the material is not restricted to palladium (Pd) as a matter of course.
Then, a known etching process is performed by using the metal film M as a mask. As a result, as shown in FIG. 1C, a groove or hole pattern TR corresponding to a shape of the metal film M is formed in the processing target 100.
Although an etching loss of the film F2 is produced in a direction vertical to a surface of the processing target 100 by this etching process, since the metal film M is formed on the side surface of the opening or groove OP, it is possible to suppress the etching loss from the side surface of the opening or groove OP that seriously affects a shape of the groove pattern TR. As a result, the excellent shape can be obtained as compared with a case where an etching mask is formed by using a film made of, e.g., a material other than a metal.
Further, since the film F3 made of the material to which plating does not grow is formed on the film F2 made of the material to which plating grows, the metal film M is formed only on the side surface of the opening or groove OP without being formed on an upper surface of the film F2. Therefore, a coverage factor of the metal film M is greatly reduced as compared with a case where the film F3 is not formed.
After the etching process, a chemical treatment for removing processing residues is carried out. For example, the remaining metal mask can be removed together with the processing residues by a treatment using, e.g., a strong acid and a strong oxidizing agent such as a mixture of a sulfuric acid (H2SO4) and hydrogen peroxide (H2O2).
The electroless-platable material is not restricted to palladium (Pd), and it may be, e.g., copper (Cu) or nickel (Ni) that mostly has high mobility in silicon. If a chamber is contaminated with such a metal, such a metal diffuses to films or a substrate constituting a device by second scattering, and a risk that causes deterioration of electrical characteristics or deterioration of reliability of the device increases.
According to the manufacturing method of a semiconductor device in this embodiment, since a coverage factor of the metal film M is small with respect to a surface area of the processing target, an influence of scattering of a metal impurity to the etching chamber can be suppressed to the minimum level.
A combination of the film F1 to the film F3 is not restricted to the combination described above, and many combinations can be considered in accordance with electroless plating conditions, a pretreatment, and others.
In particular, to assure precipitation material selectivity for metal film growth (which will be simply referred to as “growth selectivity” hereinafter), it is preferable to perform a cleaning treatment before a catalytic treatment using a palladium chloride (PdCl2) solution. Furthermore, as described above, silicon nitride film (SiN) growth selectivity differs depending on presence/absence of surface oxidation, and the growth selectivity can be modulated by using a pretreatment adopting an SAM (Self-assembled Monolayer) after the cleaning treatment and before the catalytic treatment.
This point will now be more specifically described with reference to FIG. 2. FIG. 2 shows an example of a table showing a relationship between plating conditions and plating growth results. As precipitation target materials for the metal film growth, a silicon oxide film (SiO2), a silicon nitride film (SiN), amorphous silicon (aSi), and carbon (C) are used. A right-hand side of FIG. 2 shows results obtained when an RCA cleaning treatment provided by RCA was performed as a pretreatment and palladium (Pd) was imparted by using a palladium chloride (PdCl2) solution.
In the case of each of amorphous silicon (aSi) and carbon(C), a metal film grows under all plating conditions shown in FIG. 2.
However, as to the silicon oxide film (SiO2) and the silicon nitride film (SiN), the metal film may or may not grow depending on the plating conditions.
For example, when an SAM treatment is not performed, the metal film does not grow in case of both the silicon oxide film (SiO2) and the silicon nitride film (SiN).
Here, when a trimethylsilyl-dimethylamine (which will be referred to as “TMSDMA” hereinafter) treatment is used, the metal film does not grown in regard to the silicon nitride film, but the metal film grows in regard to the silicon oxide film (SiO2).
However, when the TMSDMA treatment is performed, a surface of the silicon oxide film (SiO2) can be covered with a methyl group by a silane coupling reaction. On the other hand, the methyl group becomes sparse on the silicon nitride film (SiN) by this TMSDMA treatment.
Moreover, when a treatment is carried out by using aminopropyltrimethoxysilane after the TMSDMA treatment, an amino group is imparted to the silicon nitride film (SiN) that lacks the methyl group, but the amino group is not imparted to the surface of the silicon oxide film (SiO2) ended with the methyl group in advance.
In a palladium (Pd) imparting process using the palladium chloride (PdCl2) solution, palladium (Pd) atoms are not adsorbed by the methyl group, but they are adsorbed by the amino group alone. As a result, for example, there is a combination that allows selective growth of the plating film with respect to the silicon nitride film (SiN) but does not allow growth of the plating film with respect to the silicon oxide film (SiO2).
In this embodiment, the plating film selectively grows with respect to the film F2 formed by using amorphous silicon (aSi), but the plating film does not grown with respect to the film F1 and the film F3 formed by using the silicon oxide film (SiO2).
Thicknesses of the film F1 to the film F3 are determined in accordance with a combination of materials of these films and a material of the processing target and a processing depth of the processing target.
As regards the manufacturing method, the description has been given as to the mode of sequentially forming the film F1 to the film F3 on the processing target 100, the film F1 is not required when the surface of the processing target 100 is made of a material to which the plating film does not grow.
In the manufacturing method described above, from the viewpoint of the growth selectivity or a manufacturing cost, the electroless plating is used as the metal film forming method, but the method is not restricted thereto, and the same effect can be provided even when, e.g., a selective CVD (Chemical Vapor Deposition) method or organic molecules each containing a metal are used.
In the case of using the selective CVD method, it is good enough to form a film of tungsten (W) or nickel (Ni) by a method generally used in a semiconductor device wiring process, e.g., a dual damascene process. As a film forming gas, for example, tungsten hexafluoride (WF6) can be used in tungsten (W) CVD. As regards a temperature, a pressure, a time, and others, a low temperature, a low pressure, and a short time are generally preferable.
As the organic molecule containing a metal, there are a metal nanoparticle covered with an organic molecular film as well as an organic molecule with structure in which a metal atom or a metal ion is trapped by the organic molecule. In any case, the growth selectivity can be dominated by a reaction group of the organic molecular film, and a metal species that turns to the metal film F can be individually selected in accordance with a type of the reaction group.
FIG. 3 shows an example of the organic molecule containing a metal. FIG. 3 shows an example of a metal nanoparticle 50 covered with an organic molecular film 60. In this embodiment, as a reaction group of the organic molecular film 60, there is, e.g., a thiol group that does not react with the film F1 or the film F3 that is the silicon oxide film (SiO2), a phosphon group, or the like. It is to be noted that an organic molecular film whose end is a reaction group is also included as the organic molecular film 60.
A metal species of the nanoparticle 50 can be selected from various kinds that are present in the market, and it is not restricted to a material that can be deposited by the above-described plating method. Using the metal nanoparticle enables intending to achieve an ultrathin film of an organic monomolecular layer, and hence a thickness of the metal film F can be reduced. However, when the thickness is reduced too much, a function as a hard mask is lowered. A multilayer may be formed to adjust the thickness of the metal film F.
As an organic molecular that traps a metal atom or a metal ion, there is, e.g., porphyrin.
As a method for forming the metal film F by using the organic molecules each containing the metal, for example, an immersion method can be used. A solution having nanoparticies dispersed therein is discharged to a processing target, or the processing target is immersed in the solution having nanoparticles dispersed therein, and then rinsing and drying are performed, for example.
A type and a removal method of processing residues generated in the etching process using as a mask the metal film F made of organic molecules each containing the metal differ depending on a metal species of the nanoparticles.
When the metal species of the nanoparticles is, e.g., nickel (Ni) or cobalt (Co), removal is enabled by using a mixture of a sulfuric acid (H2SO4) and hydrogen peroxide (H2O2).
When the metal species of the nanoparticles is, e.g., tungsten (W) or molybdenum (Mb), it is preferable to use a mixture of ammonia (NH3) and hydrogen peroxide water (H2O2).
It is to be noted that, since ruthenium (Ru), tantalum (Ta), and gold (Au) have insolubility, their delamination stage becomes difficult even though a special liquid such as aqua regia (HNO3+3HCl) is used, and hence avoiding selection as the metal species is preferable under present circumstances.
According to at least one of the manufacturing methods of a semiconductor device described above, it is possible to create an etching mask having at least a surface made of a metal by self-assembly without performing a dry etching treatment with respect to a mask material with high etching resistance.
Further, according to at least one of the manufacturing methods of a semiconductor device described above, etching masks having various structures for various purposes can be created by using the patterning technology based on the semiconductor microfabrication and the growth selectivity.
Furthermore, according to at least one of the manufacturing methods of a semiconductor described above, a clean fine pattern can be obtained in the etching process for a fine and high-aspect pattern.
Although at least one of the manufacturing methods of a semiconductor device described above is not restricted to manufacture of a semiconductor device for a specific purpose and can be extensively used for manufacture of general semiconductor devices, it is particularly preferable when a pattern with a high aspect ratio must be etched with the use of a metal mask. As such semiconductor devices, there are semiconductor devices including, e.g., an NAND flash memory, a DRAM (Dynamic Random Access Memory), a BiCS (Bit Cost Scalable) flash memory, a PCRAM (Phase-Change Random Access Memory), a ReRAM (Resistive Random Access Memory), a TSV (Through Silicon Via), and others.
While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims (10)

The invention claimed is:
1. A manufacturing method of a semiconductor device comprising:
forming a first film on a processing target by using a first material;
forming a second film on the first film by using a second material;
selectively removing the second and first films to provide an opening pierced in the second and first films;
selectively forming a metal film on an inner surface of the opening in the first film by selective plating, where at least a part of an inner surface of the opening in the second film is not covered by the metal film; and
processing the processing target by using the metal film as a mask,
wherein the first material is a material to which metal atoms of the metal film precipitate, and
the second material is a material to which the metal atoms of the metal film do not precipitate.
2. The method of claim 1,
wherein the first material is carbon (C) or (Si), and
the second material is a silicon oxide film (SiO2).
3. The method of claim 1,
wherein the metal film is formed by electroless plating.
4. The method of claim 3,
wherein the metal film is formed by subjecting palladium (Pd) to electroless plating.
5. The method of claim 1,
wherein the processing target comprises a surface layer made of a material to which metal atoms of the metal film precipitate, and
the method further comprises forming a third film between the processing target and the first film by using a material to which metal atoms of the metal film do not precipitate.
6. The method of claim 3, further comprising:
modulating growth selectively of a metal by a pretreatment using an SAM (Self-Assembled Monolayer) before forming the metal film.
7. The method of claim 1,
wherein the metal film is formed by a selective CVD method.
8. The method of claim 1,
wherein the metal film is formed by using organic molecules each containing a metal.
9. The method of claim 8,
wherein the organic molecules each containing the metal are metal nanoparticles each of which is covered with an organic molecular film or organic molecules having a structure that each organic molecule traps a metal atom or a metal ion.
10. The method of claim 3, further comprising:
processing the first film and the second film material during the processing the processing target by using the metal film as a mask; and
modulating growth selectivity of a metal by a pretreatment using an SAM (Self-Assembled Monolayer) before forming the metal film.
US14/481,008 2014-07-01 2014-09-09 Manufacturing method of semiconductor device Active US9384980B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/481,008 US9384980B2 (en) 2014-07-01 2014-09-09 Manufacturing method of semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201462019608P 2014-07-01 2014-07-01
US14/481,008 US9384980B2 (en) 2014-07-01 2014-09-09 Manufacturing method of semiconductor device

Publications (2)

Publication Number Publication Date
US20160005604A1 US20160005604A1 (en) 2016-01-07
US9384980B2 true US9384980B2 (en) 2016-07-05

Family

ID=55017503

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/481,008 Active US9384980B2 (en) 2014-07-01 2014-09-09 Manufacturing method of semiconductor device

Country Status (1)

Country Link
US (1) US9384980B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150001723A1 (en) * 2013-01-04 2015-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Devices Employing a Barrier Layer

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6455335B2 (en) * 2015-06-23 2019-01-23 三菱電機株式会社 Semiconductor device
TWI752186B (en) * 2017-03-23 2022-01-11 日商東京威力科創股份有限公司 Coating processing method, coating processing device and memory medium
US20230086464A1 (en) * 2021-09-16 2023-03-23 Changxin Memory Technologies, Inc. Method of semiconductor manufacturing using hard mask, method for forming pattern, and semiconductor structure

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1166654A (en) 1997-08-18 1999-03-09 Hitachi Ltd Manufacturing method of microstructure, microstructure, magnetic sensor, magnetic recording medium and magneto-optical recording medium
JP2001085397A (en) 1999-09-10 2001-03-30 Toshiba Corp Pattern formation method
US6232227B1 (en) 1999-01-19 2001-05-15 Nec Corporation Method for making semiconductor device
JP2001284288A (en) 2000-03-31 2001-10-12 Seiko Epson Corp Microstructure and manufacturing method thereof
JP2002184752A (en) 2000-12-14 2002-06-28 Dainippon Printing Co Ltd Method for manufacturing pattern-formed body
JP2003082469A (en) 2001-09-13 2003-03-19 Tdk Corp Metallic film pattern forming method
JP2004006790A (en) 2002-04-19 2004-01-08 Kri Inc Metal oxide pattern forming method, metal wiring pattern forming method, and wiring substrate
JP2004115839A (en) 2002-09-24 2004-04-15 Univ Waseda Method for forming micro-nickel film, device having the nickel film, and memory and sensor having the device
JP3563809B2 (en) 1995-02-14 2004-09-08 大日本印刷株式会社 Pattern formation method
JP2005264256A (en) 2004-03-19 2005-09-29 Rikogaku Shinkokai Copolymeric macromolecule, metal coating, metallic wiring board, and method for manufacturing the same
US20060003577A1 (en) * 2004-07-01 2006-01-05 Semiconductor Leading Edge Technologies, Inc. Method of manufacturing a semiconductor device
US20060019485A1 (en) * 2004-07-21 2006-01-26 Sony Corporation Multi-layer wiring structure, semiconductor apparatus having multi-layer wiring structure, and methods of manufacturing them
JP2007095999A (en) 2005-09-29 2007-04-12 Seiko Epson Corp Substrate manufacturing method, crystal resonator element, gyro resonator element, and display substrate
JP2007266392A (en) 2006-03-29 2007-10-11 Toshiba Corp Method for processing a semiconductor member having a three-dimensional shape and transistor formed using this method
US20090206485A1 (en) * 2006-03-01 2009-08-20 International Business Machines Corporation Novel structure and method for metal integration
JP2010141178A (en) 2008-12-12 2010-06-24 Mitsubishi Electric Corp Etching method and method of manufacturing semiconductor device using the same
US20110032772A1 (en) * 2009-08-07 2011-02-10 Seiichi Aritome Semiconductor device with vertical gate and method for fabricating the same
JP2011054683A (en) 2009-08-31 2011-03-17 Asahi Kasei E-Materials Corp Method for manufacturing metal wiring board and metal wiring board
US8138097B1 (en) 2010-09-20 2012-03-20 Kabushiki Kaisha Toshiba Method for processing semiconductor structure and device based on the same
US20120178241A1 (en) * 2011-01-07 2012-07-12 International Business Machines Corporation Conductive metal and diffusion barrier seed compositions, and methods of use in semiconductor and interlevel dielectric substrates
KR101220652B1 (en) * 2010-12-03 2013-01-10 포항공과대학교 산학협력단 Method for Treating Metal Surface By Forming Self-Assembled Monolayer on Metal Surface Comprising Pretreatment
US20130154087A1 (en) 2011-12-15 2013-06-20 Yasuhito Yoshimizu Method for forming interconnection pattern and semiconductor device
JP2013134798A (en) 2011-12-27 2013-07-08 Asahi Kasei Corp Method of manufacturing fine-pattern structure and fine-pattern structure

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3563809B2 (en) 1995-02-14 2004-09-08 大日本印刷株式会社 Pattern formation method
JPH1166654A (en) 1997-08-18 1999-03-09 Hitachi Ltd Manufacturing method of microstructure, microstructure, magnetic sensor, magnetic recording medium and magneto-optical recording medium
US6232227B1 (en) 1999-01-19 2001-05-15 Nec Corporation Method for making semiconductor device
JP2001085397A (en) 1999-09-10 2001-03-30 Toshiba Corp Pattern formation method
JP2001284288A (en) 2000-03-31 2001-10-12 Seiko Epson Corp Microstructure and manufacturing method thereof
JP2002184752A (en) 2000-12-14 2002-06-28 Dainippon Printing Co Ltd Method for manufacturing pattern-formed body
JP2003082469A (en) 2001-09-13 2003-03-19 Tdk Corp Metallic film pattern forming method
JP2004006790A (en) 2002-04-19 2004-01-08 Kri Inc Metal oxide pattern forming method, metal wiring pattern forming method, and wiring substrate
JP2004115839A (en) 2002-09-24 2004-04-15 Univ Waseda Method for forming micro-nickel film, device having the nickel film, and memory and sensor having the device
JP2005264256A (en) 2004-03-19 2005-09-29 Rikogaku Shinkokai Copolymeric macromolecule, metal coating, metallic wiring board, and method for manufacturing the same
US20060003577A1 (en) * 2004-07-01 2006-01-05 Semiconductor Leading Edge Technologies, Inc. Method of manufacturing a semiconductor device
US20060019485A1 (en) * 2004-07-21 2006-01-26 Sony Corporation Multi-layer wiring structure, semiconductor apparatus having multi-layer wiring structure, and methods of manufacturing them
JP2007095999A (en) 2005-09-29 2007-04-12 Seiko Epson Corp Substrate manufacturing method, crystal resonator element, gyro resonator element, and display substrate
US20090206485A1 (en) * 2006-03-01 2009-08-20 International Business Machines Corporation Novel structure and method for metal integration
JP2007266392A (en) 2006-03-29 2007-10-11 Toshiba Corp Method for processing a semiconductor member having a three-dimensional shape and transistor formed using this method
JP2010141178A (en) 2008-12-12 2010-06-24 Mitsubishi Electric Corp Etching method and method of manufacturing semiconductor device using the same
US20110032772A1 (en) * 2009-08-07 2011-02-10 Seiichi Aritome Semiconductor device with vertical gate and method for fabricating the same
JP2011054683A (en) 2009-08-31 2011-03-17 Asahi Kasei E-Materials Corp Method for manufacturing metal wiring board and metal wiring board
US8138097B1 (en) 2010-09-20 2012-03-20 Kabushiki Kaisha Toshiba Method for processing semiconductor structure and device based on the same
KR101220652B1 (en) * 2010-12-03 2013-01-10 포항공과대학교 산학협력단 Method for Treating Metal Surface By Forming Self-Assembled Monolayer on Metal Surface Comprising Pretreatment
US20120178241A1 (en) * 2011-01-07 2012-07-12 International Business Machines Corporation Conductive metal and diffusion barrier seed compositions, and methods of use in semiconductor and interlevel dielectric substrates
US20130154087A1 (en) 2011-12-15 2013-06-20 Yasuhito Yoshimizu Method for forming interconnection pattern and semiconductor device
JP2013134798A (en) 2011-12-27 2013-07-08 Asahi Kasei Corp Method of manufacturing fine-pattern structure and fine-pattern structure

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Lee-et-al (An English Machine translation of KR 101220652 B1). *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150001723A1 (en) * 2013-01-04 2015-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor Devices Employing a Barrier Layer
US10510655B2 (en) * 2013-01-04 2019-12-17 Taiwan Semiconductor Manufacturing Company Semiconductor devices employing a barrier layer
US11264321B2 (en) 2013-01-04 2022-03-01 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices employing a barrier layer

Also Published As

Publication number Publication date
US20160005604A1 (en) 2016-01-07

Similar Documents

Publication Publication Date Title
US12308282B2 (en) Interconnect structure without barrier layer on bottom surface of via
US12240760B2 (en) Aligned carbon nanotubes
TWI611550B (en) Semiconductor component and method of manufacturing same
US11515155B2 (en) Methods for enhancing selectivity in SAM-based selective deposition
JP5726693B2 (en) Manufacturing method of semiconductor device
JP6687862B2 (en) Gas sensor and method of using the same
US20170092533A1 (en) Selective silicon dioxide deposition using phosphonic acid self assembled monolayers as nucleation inhibitor
Zyulkov et al. Selective Ru ALD as a catalyst for sub-seven-nanometer bottom-up metal interconnects
TWI462178B (en) Self assembled monolayer for improving adhesion between copper and barrier layer
JP2010245494A (en) Method for forming self-assembled monolayer, copper wiring for semiconductor element, and method for forming the same
JP5568811B2 (en) Substrate intermediate, substrate and through via electrode forming method
US9384980B2 (en) Manufacturing method of semiconductor device
US20060281306A1 (en) Carbon nanotube interconnect contacts
CN101548030A (en) Self assembled monolayer for improving adhesion between copper and barrier layer
CN101981686A (en) Method for integrating selective low-temperature ruthenium deposition into copper metallization of a semiconductor device
JP2010503204A (en) Method and apparatus for adjusting the barrier interface of copper wiring
KR101069630B1 (en) Method for fabricating metal line using adsorption inhibitor in semiconductor device
CN110383458A (en) Method for wet metal seed deposition for bottom-up filled features
JP2007180496A (en) Manufacturing method of metallic seed layer
JP5233147B2 (en) Electronic device and manufacturing method thereof
US8377556B2 (en) Material for growth of carbon nanotubes
EP3067439B1 (en) Electroless metal deposition on a Mn or MnNx barrier
Camacho-Alanis et al. Molecular junctions of∼ 1 nm device length on self-assembled monolayer modified n-vs. p-GaAs
CN112771202A (en) Hetero-epitaxial structure and method for manufacturing the same, metal laminate including hetero-epitaxial structure and method for manufacturing the same, nanogap electrode and method for manufacturing the same
KR101326711B1 (en) Semiconductor device and method of fabricating the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOSHIMIZU, YASUHITO;OMURA, MITSUHIRO;OKUCHI, HISASHI;AND OTHERS;SIGNING DATES FROM 20140828 TO 20140901;REEL/FRAME:033706/0005

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043709/0035

Effective date: 20170706

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: K.K. PANGEA, JAPAN

Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055659/0471

Effective date: 20180801

Owner name: KIOXIA CORPORATION, JAPAN

Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055669/0001

Effective date: 20191001

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:K.K. PANGEA;REEL/FRAME:055669/0401

Effective date: 20180801

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8