US8609462B2 - Methods for forming 3DIC package - Google Patents

Methods for forming 3DIC package Download PDF

Info

Publication number
US8609462B2
US8609462B2 US13/272,032 US201113272032A US8609462B2 US 8609462 B2 US8609462 B2 US 8609462B2 US 201113272032 A US201113272032 A US 201113272032A US 8609462 B2 US8609462 B2 US 8609462B2
Authority
US
United States
Prior art keywords
package component
package
curing
underfill
vacuuming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US13/272,032
Other versions
US20130095608A1 (en
Inventor
Meng-Tse Chen
Chun-Cheng Lin
Kuei-Wei Huang
Yu-Peng Tsai
Wei-Hung Lin
Ming-Da Cheng
Chung-Shi Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US13/272,032 priority Critical patent/US8609462B2/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, MENG-TSE, CHENG, MING-DA, HUANG, KUEI-WEI, LIN, CHUN-CHENG, LIN, WEI-HUNG, LIU, CHUNG-SHI, TSAI, YU-PENG
Publication of US20130095608A1 publication Critical patent/US20130095608A1/en
Priority to US14/096,263 priority patent/US9073158B2/en
Application granted granted Critical
Publication of US8609462B2 publication Critical patent/US8609462B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23Q—DETAILS, COMPONENTS, OR ACCESSORIES FOR MACHINE TOOLS, e.g. ARRANGEMENTS FOR COPYING OR CONTROLLING; MACHINE TOOLS IN GENERAL CHARACTERISED BY THE CONSTRUCTION OF PARTICULAR DETAILS OR COMPONENTS; COMBINATIONS OR ASSOCIATIONS OF METAL-WORKING MACHINES, NOT DIRECTED TO A PARTICULAR RESULT
    • B23Q3/00—Devices holding, supporting, or positioning work or tools, of a kind normally removable from the machine
    • B23Q3/18—Devices holding, supporting, or positioning work or tools, of a kind normally removable from the machine for positioning only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561—Batch processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75—Apparatus for connecting with bump connectors or layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75733—Magnetic holding means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75743—Suction holding means
    • H01L2224/75744—Suction holding means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/757—Means for aligning
    • H01L2224/75754—Guiding structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7598—Apparatus for connecting with bump connectors or layer connectors specially adapted for batch processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/75981—Apparatus chuck
    • H01L2224/75982—Shape
    • H01L2224/75983—Shape of the mounting surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83104—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus by applying pressure, e.g. by injection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862—Heat curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83868—Infrared [IR] curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83874—Ultraviolet [UV] curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping

Definitions

  • dies may be packaged onto package substrates, which include metal connections that are used to route electrical signals between opposite sides of the package substrates.
  • the dies may be bonded onto one side of a package substrate using flip chip bonding, and a reflow is performed to melt the solder balls that interconnect the dies and the laminate substrate.
  • the package substrates may use materials that can be easily laminated.
  • organic materials may be used as the dielectric materials of the package substrate. These materials, however, are prone to the warpage caused by the elevated temperatures used in the reflow of the solder.
  • CTEs coefficients of thermal expansion
  • the warpage in the dies and the package substrates is worsened.
  • the silicon in the dies may have a CTE of 3.2
  • the package substrates may have a CTE between about 17 and 20, or even higher.
  • the warpage in the package substrates may cause irregular joints and/or bump cracks. As a result, the yield of the packaging process is adversely affected.
  • FIGS. 1 through 6 are cross-sectional views and top views of intermediate stages in the manufacturing of a package in accordance with various embodiments.
  • FIGS. 7A through 7F are exemplary configurations of the openings in the bottom jig.
  • FIG. 1 illustrates a schematic top view of lower jig 20 .
  • lower jig 20 may be formed of a dielectric material, a ferromagnetic material, or the like.
  • Lower jig 20 may have a rectangular shape, although other shapes such as the rounded shape of a wafer may also be used.
  • Lower jig 20 may comprise a plurality of through-openings 22 extending from the top side to the bottom side of lower jig 20 (please refer to FIGS. 4A through 5C ).
  • the top-view shape of openings 22 may be circles, rectangles, strips, or other shapes. Openings 22 may be distributed throughout lower jig 20 .
  • FIG. 2A illustrates a top view of package component 30 .
  • Package component 30 may be a package substrate strip, and hence is referred to as package substrate strip 30 hereinafter, although package component 30 may be another type of package component such as an interposer.
  • package substrate strip 30 includes a plurality of package substrates 32 that are identical to each other.
  • package substrates 32 are distributed uniformly throughout package substrate strip 30 , and may have a pattern of an array.
  • package substrates 32 may be disposed as a plurality of groups, with the inter-group spacing between the groups greater than the inner-group spacing between package substrates 32 that are in the same group.
  • FIG. 2B schematically illustrates a cross-sectional view of one of package substrates 32 , wherein the cross-sectional view is obtained from the plane crossing line 2 B- 2 B in FIG. 2A .
  • a plurality of connectors 36 which may be pre-solder regions, metal pads, or non-reflowable metal bumps, is formed on a side of package substrate 32 .
  • Metal features 36 are electrically coupled to metal features such as bond pads 38 on the opposite side of package substrate 32 .
  • Dashed lines 34 represent the electrical coupling between features 36 and 38 , and may include a plurality of metal lines and vias interconnecting the metal lines.
  • FIG. 3 illustrates a top view of upper jig 40 in accordance with some embodiments.
  • lower jig 20 and upper jig 40 in combination are referred to as a jig set.
  • Upper jig 40 may also be formed of a dielectric material, a metal, or the like.
  • Upper jig 40 may have a rectangular shape, and may have substantially the same top-view size as lower jig 20 ( FIG. 1 ).
  • Upper jig 40 may include a plurality of openings 42 . The size of each of openings 42 may be great enough to allow one package substrate 32 ( FIG. 2 ), or a group of package substrates 32 to expose through when upper jig 40 is placed over lower jig 20 .
  • FIG. 4A illustrates a cross-sectional view showing the bonding of package components 50 onto package substrates 32 .
  • package components 50 may be dies (such as device dies comprising CMOS devices), packages, or the like.
  • package substrate strip 30 is first placed on lower jig 20 .
  • Upper jig 40 is placed on package substrate strip 30 , with package substrates 32 exposed through openings 42 in upper jig 40 .
  • through-openings 22 of lower jig 20 may be, or may not be, aligned to openings 42 in upper jig 40 .
  • Upper jig 40 may be clamped onto lower jig 20 .
  • upper jig 40 and lower jig 20 may be attracted to each other through a magnetic force. Accordingly, package substrates 32 are fixed in position by upper jig 40 and lower jig 20 .
  • Package components 50 are then placed on package substrates 32 , with the electrical features in one of package components 50 placed on, and electrically coupled to, the electrical features in a corresponding one of package substrates 32 .
  • the bonding may be performed through solder bonding, wherein a reflow process is performed. Due to the heating and the temperature lowering steps in the reflow, after the reflow is finished, a warpage may be generated in package substrates 32 , and possibly in package components 50 .
  • FIG. 4 illustrate the positive warpage generated in package substrates 32 and package components 50 .
  • a positive warpage of a package component indicates that the central portion of the package component is higher than the edge portions of the package component.
  • a warpage can be a negative warpage (not shown in FIG. 4A , please refer to FIG. 4B ), wherein the central portion of the package component is lower than the edge portions.
  • underfill 52 is dispensed into the spacing between package components 50 and package substrates 32 , as shown in FIG. 5A , and the curing of the underfill 52 is performed to solidify underfill 52 .
  • the curing is performed through a thermal process.
  • Arrows 54 represents that vacuuming is performed through openings 22 in lower jig 20 during the curing of underfill 52 .
  • the vacuuming may be started before the curing of underfill 52 is started, and may be started before, during, or after the dispensing of underfill 52 . At the time the vacuuming is started, underfill 52 is still a liquid.
  • the vacuuming may be ended after the curing step is finished.
  • the vacuuming may be ended wherein the dispensed underfill 52 is at least substantially solidified, or fully solidified.
  • the vacuuming may be started before the heating action is started, and stopped when the temperatures of package components 50 , package substrate 32 , and/or underfill 52 are lowered to substantially equal to the room temperature.
  • the pressure in air-pressure boat 60 when the vacuuming is performed may be between about 0.001 Torr and about 100 Torr, although higher pressures that are lower than one atmosphere may be used.
  • FIGS. 4A and 5A also illustrate an exemplary embodiment wherein lower jig is integrated as a top surface part of air-pressure boat 60 , which includes inner space 62 .
  • Openings 22 in lower jig 20 and pipe (outlet) 64 are connected to the same inner space 62 . Accordingly, by pumping air out of inner space 62 , inner space 62 and openings 22 are vacuumed. The vacuuming may be performed through pump 66 , which is connected to pipe 64 .
  • FIG. 6 schematically illustrates the resulting package that includes package substrates 32 and package components 50 after the curing is finished.
  • FIGS. 4A and 5A in combination illustrate that if the positive warpage occurs, the vacuuming is used in the underfill-curing process to reduce the warpage.
  • FIGS. 4B and 5B in combination illustrate that if a negative warpage occurs, an air blowing is performed in the underfill-curing process to reduce the warpage.
  • package components 50 are bonded to package substrate strip 30 .
  • the bonding process is essentially the same as shown in FIG. 4A , except that the negative warpage is generated in package substrates 32 and package components 50 , and the center portion of package substrates 32 may be lower than the edge portions.
  • FIGS. 5B and 5C illustrate the dispensing of underfill 52 into the spacing between package components 50 and package substrates 32 , and the curing of underfill 52 through a thermal process, for example.
  • Underfill 52 may comprise epoxy resins, fillers, curing agents, adhesion promoters, and/or the like.
  • An air blowing is performed through openings 22 in lower jig 20 , wherein arrows 55 represent the blowing direction of the air during the curing of underfill 52 .
  • the air blowing may be started before the curing of underfill 52 is started, and may be started before, during, or after the dispensing of underfill 52 .
  • the air blowing may be ended after the curing step is finished.
  • the air blowing may be ended wherein the dispensed underfill 52 is at least substantially solidified, or fully solidified.
  • the air blowing may be started before the respective heating process, and finished when the temperature is lowered to substantially equal to the room temperature.
  • the pressure applied by the air blowing to package substrates 32 may be between about 1 atmosphere and about 10 atmospheres. It is realized that these values are merely examples, and may change depending on the material and the structure of package substrates 32 and package components 50 .
  • the air blowing may be performed by blowing air into pipe 64 .
  • the air as represented by arrows 55 , may be blown to openings 22 and in turn to package substrates 32 .
  • the air blowing may be performed through air blower 67 , which is connected to pipe 64 .
  • Air blower 67 in FIG. 5B and pump 66 in FIG. 5A may be the same device that is capable to drive air in opposite directions, and hence may operate as a pump when configured to drive air out of inner space 62 , and operate as an air blower when configured to drive air into inner space 62 . Due to the air blowing, an upward force is applied to package substrates 32 , and hence package substrates 32 are flattened. Since underfill 52 is cured with package substrates 32 being flattened, after the curing, package substrates 32 and package components 50 are substantially flat, or at least flatter than before the curing process. The warpage is thus reduced.
  • FIG. 5C illustrates an underfill dispensing and curing process similar to what is shown in FIG. 5B , except that blocker 56 is added to prevent the over-correction of warpage.
  • Blocker 56 comprises bottom surface 56 A in contact with top surfaces 50 A of package components 50 , and hence blocker 56 may prevent package substrates 32 from being blown upwardly. For example, assuming that the blowing force applied by air blower 67 on package substrates 32 is greater than necessary, if blocker 56 does not exist, package substrates 32 may have a positive warpage after the curing of underfill 52 . With blocker 56 being in the way of package substrates 32 , the upward movement of package substrates 32 is stopped by blocker 56 .
  • Blocker 56 may be formed of metals, dielectric materials such as ceramics, organic materials, or the like. Blocker 56 may be clamped or screwed on air-pressure boat 60 , for example using the schematically illustrated clamps 61 . Alternatively, blocker 56 is not clamped or screwed, and stops the upward movement of package substrates 32 through the weight of blocker 56 . In some exemplary embodiments, the weight of blocker 56 applied to each of package components 32 may be between about 5 grams and about 5000 grams.
  • the curing is a thermal curing with a temperature between about 50° C. and about 200° C.
  • the duration of the thermal curing may be between about 10 minutes and about 200 minutes.
  • the curing is a ultra-violet (UV) curing, wherein the duration of the UV curing may be between about 10 minutes and about 200 minutes.
  • the curing is an Infrared Radiation (IR) curing, wherein the duration of the IR curing may be between about 10 minutes and about 200 minutes.
  • the curing is a microwave curing, wherein the duration of the microwave curing may be between about 10 minutes and about 200 minutes.
  • FIG. 6 schematically illustrates the package after the curing step (as shown in FIG. 5B or 5 C) is finished.
  • FIGS. 7A through 7F illustrate some example configurations of openings 22 , wherein the top views of openings 22 may be obtained from the structure shown in FIGS. 5A and 5B .
  • Package substrates 32 are also illustrated to show the relative positions of openings 22 and package substrates 32 .
  • the top view shapes of openings 22 may be circles, rectangles (such as squares, strips, hexagons, octagons, or the like.
  • openings 22 are uniformly distributed within the boundary of the respective package substrates 32 , and may have a substantially uniform size.
  • openings 22 are uniformly distributed throughout lower jig 20 .
  • the central opening 22 that corresponding to the center of each of package substrates 32 may have a size larger than remaining ones of openings 22 that are aligned to the same package substrate 32 .
  • FIG. 7D there is one opening 22 under, and possibly aligned to the center, of each of package substrates 32 .
  • openings 22 have strip shapes.
  • FIG. 7F strip openings are distributed throughout lower jig 20 , wherein the strip openings may have various top-view shapes including crosses, for example. It is realized that these configurations are merely examples, and there are various alternative applicable configurations, as long as the needed air pressures may be applied through openings 22 during the curing of underfill 52 ( FIGS. 4A through 5C ).
  • jigs may be used to press the package substrates from opposite sides.
  • the jigs may include a lower jig and an upper jig.
  • the upper jig typically has a grid pattern with openings therein, and a package substrate is sandwiched between the lower jig and the upper jig. Portions of the package substrate are exposed through the openings in the upper jig. Dies are bonded to the package substrate through the openings.
  • jigs may alleviate the warpage, warpage still exists.
  • a correction force is applied to the package components that are being packaged, either through vacuuming or air blowing. The warpage generated in the packaging process may thus be corrected.
  • a method includes dispensing an underfill between a first package component and a second package component, wherein the first package component is placed on a lower jig, and the second package component is over and bonded to the first package component.
  • a through-opening is in the lower jig and under the first package component.
  • the underfill is cured, wherein during the step of curing the underfill, a force is applied to flatten the first package component. The force is applied by performing an action selected from the group consisting essentially of vacuuming and air blowing through the through-opening.
  • a method includes placing a first package component over a lower jig, wherein the first package component covers an opening extending from a top surface to a bottom surface of the lower jig.
  • An upper jig is placed over the first package component, wherein the upper jig secures the first package component on the lower jig.
  • a second package component is bonded onto the first package component.
  • An underfill is dispensed between the first package component and the second package component. The underfill is cured, wherein at a time between a starting time and an ending time of the step of curing the underfill, an action selected from the group consisting essentially of vacuuming and air blowing is performed, and wherein the action is performed through the through-opening.
  • an air-pressure boat includes a lower jig at a top surface of the air-pressure boat.
  • the lower jig comprises a through-opening extending from a top surface to a bottom surface of the lower jig.
  • the device further includes an upper jig comprising an opening, wherein the upper jig is configured has a top-view size substantially equal to a top-view size of the lower jig.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Mechanical Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

A method includes dispensing an underfill between a first package component and a second package component, wherein the first package component is placed on a lower jig, and the second package component is over and bonded to the first package component. A through-opening is in the lower jig and under the first package component. The underfill is cured, wherein during the step of curing the underfill, a force is applied to flatten the first package component. The force is applied by performing an action selected from the group consisting of vacuuming and air blowing through the through-opening.

Description

BACKGROUND
In the packaging of integrated circuits, dies may be packaged onto package substrates, which include metal connections that are used to route electrical signals between opposite sides of the package substrates. The dies may be bonded onto one side of a package substrate using flip chip bonding, and a reflow is performed to melt the solder balls that interconnect the dies and the laminate substrate.
The package substrates may use materials that can be easily laminated. In addition, organic materials may be used as the dielectric materials of the package substrate. These materials, however, are prone to the warpage caused by the elevated temperatures used in the reflow of the solder. Furthermore, during the bonding process, since the dies and the package substrates have significantly different coefficients of thermal expansion (CTEs), the warpage in the dies and the package substrates is worsened. For example, the silicon in the dies may have a CTE of 3.2, while the package substrates may have a CTE between about 17 and 20, or even higher. The warpage in the package substrates may cause irregular joints and/or bump cracks. As a result, the yield of the packaging process is adversely affected.
BRIEF DESCRIPTION OF THE DRAWINGS
For a more complete understanding of the embodiments, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
FIGS. 1 through 6 are cross-sectional views and top views of intermediate stages in the manufacturing of a package in accordance with various embodiments; and
FIGS. 7A through 7F are exemplary configurations of the openings in the bottom jig.
 DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
The making and using of the embodiments of the disclosure are discussed in detail below. It should be appreciated, however, that the embodiments provide many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative, and do not limit the scope of the disclosure.
Methods for forming packages are provided in accordance with embodiments. The variations of the embodiments are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements. It is appreciated that the embodiments such as what are shown in FIGS. 1 through 7F are merely exemplary embodiments, and more embodiments may be developed based on the teaching of the exemplary embodiments.
FIG. 1 illustrates a schematic top view of lower jig 20. In an exemplary embodiment, lower jig 20 may be formed of a dielectric material, a ferromagnetic material, or the like. Lower jig 20 may have a rectangular shape, although other shapes such as the rounded shape of a wafer may also be used. Lower jig 20 may comprise a plurality of through-openings 22 extending from the top side to the bottom side of lower jig 20 (please refer to FIGS. 4A through 5C). The top-view shape of openings 22 may be circles, rectangles, strips, or other shapes. Openings 22 may be distributed throughout lower jig 20.
FIG. 2A illustrates a top view of package component 30. Package component 30 may be a package substrate strip, and hence is referred to as package substrate strip 30 hereinafter, although package component 30 may be another type of package component such as an interposer. In accordance with embodiments, package substrate strip 30 includes a plurality of package substrates 32 that are identical to each other. In some embodiments, package substrates 32 are distributed uniformly throughout package substrate strip 30, and may have a pattern of an array. In other embodiments, package substrates 32 may be disposed as a plurality of groups, with the inter-group spacing between the groups greater than the inner-group spacing between package substrates 32 that are in the same group.
FIG. 2B schematically illustrates a cross-sectional view of one of package substrates 32, wherein the cross-sectional view is obtained from the plane crossing line 2B-2B in FIG. 2A. A plurality of connectors 36, which may be pre-solder regions, metal pads, or non-reflowable metal bumps, is formed on a side of package substrate 32. Metal features 36 are electrically coupled to metal features such as bond pads 38 on the opposite side of package substrate 32. Dashed lines 34 represent the electrical coupling between features 36 and 38, and may include a plurality of metal lines and vias interconnecting the metal lines.
FIG. 3 illustrates a top view of upper jig 40 in accordance with some embodiments. Throughout the description, lower jig 20 and upper jig 40 in combination are referred to as a jig set. Upper jig 40 may also be formed of a dielectric material, a metal, or the like. Upper jig 40 may have a rectangular shape, and may have substantially the same top-view size as lower jig 20 (FIG. 1). Upper jig 40 may include a plurality of openings 42. The size of each of openings 42 may be great enough to allow one package substrate 32 (FIG. 2), or a group of package substrates 32 to expose through when upper jig 40 is placed over lower jig 20.
FIG. 4A illustrates a cross-sectional view showing the bonding of package components 50 onto package substrates 32. In some embodiments, package components 50 may be dies (such as device dies comprising CMOS devices), packages, or the like. For performing the bonding, package substrate strip 30 is first placed on lower jig 20. Upper jig 40 is placed on package substrate strip 30, with package substrates 32 exposed through openings 42 in upper jig 40. When lower jig 20, package substrate strip 30, and upper jig 40 are aligned, through-openings 22 of lower jig 20 may be, or may not be, aligned to openings 42 in upper jig 40. Upper jig 40 may be clamped onto lower jig 20. Alternatively, upper jig 40 and lower jig 20 may be attracted to each other through a magnetic force. Accordingly, package substrates 32 are fixed in position by upper jig 40 and lower jig 20. Package components 50 are then placed on package substrates 32, with the electrical features in one of package components 50 placed on, and electrically coupled to, the electrical features in a corresponding one of package substrates 32.
The bonding may be performed through solder bonding, wherein a reflow process is performed. Due to the heating and the temperature lowering steps in the reflow, after the reflow is finished, a warpage may be generated in package substrates 32, and possibly in package components 50. FIG. 4 illustrate the positive warpage generated in package substrates 32 and package components 50. Throughout the description, a positive warpage of a package component indicates that the central portion of the package component is higher than the edge portions of the package component. Conversely, a warpage can be a negative warpage (not shown in FIG. 4A, please refer to FIG. 4B), wherein the central portion of the package component is lower than the edge portions.
After the bonding process as in FIG. 5A, underfill 52 is dispensed into the spacing between package components 50 and package substrates 32, as shown in FIG. 5A, and the curing of the underfill 52 is performed to solidify underfill 52. In an exemplary embodiment, the curing is performed through a thermal process. Arrows 54 represents that vacuuming is performed through openings 22 in lower jig 20 during the curing of underfill 52. The vacuuming may be started before the curing of underfill 52 is started, and may be started before, during, or after the dispensing of underfill 52. At the time the vacuuming is started, underfill 52 is still a liquid. The vacuuming may be ended after the curing step is finished. Furthermore, the vacuuming may be ended wherein the dispensed underfill 52 is at least substantially solidified, or fully solidified. For example, if the curing is performed through a thermal process, the vacuuming may be started before the heating action is started, and stopped when the temperatures of package components 50, package substrate 32, and/or underfill 52 are lowered to substantially equal to the room temperature. The pressure in air-pressure boat 60 when the vacuuming is performed may be between about 0.001 Torr and about 100 Torr, although higher pressures that are lower than one atmosphere may be used. FIGS. 4A and 5A also illustrate an exemplary embodiment wherein lower jig is integrated as a top surface part of air-pressure boat 60, which includes inner space 62. Openings 22 in lower jig 20 and pipe (outlet) 64 are connected to the same inner space 62. Accordingly, by pumping air out of inner space 62, inner space 62 and openings 22 are vacuumed. The vacuuming may be performed through pump 66, which is connected to pipe 64.
During the vacuuming, a downward force is applied to package substrates 32 due to the air-pressure, and hence package substrates 32 are flattened. Since underfill 52 is cured with package substrates 32 being flattened, after the curing, package substrates 32 are substantially flat, or at least flatter than before the curing process. As a result, package components 50 may also be flattened. The warpage in package substrates 32 and package components 50 is thus reduced. FIG. 6 schematically illustrates the resulting package that includes package substrates 32 and package components 50 after the curing is finished.
FIGS. 4A and 5A in combination illustrate that if the positive warpage occurs, the vacuuming is used in the underfill-curing process to reduce the warpage. FIGS. 4B and 5B in combination illustrate that if a negative warpage occurs, an air blowing is performed in the underfill-curing process to reduce the warpage. Referring to FIG. 4B, package components 50 are bonded to package substrate strip 30. The bonding process is essentially the same as shown in FIG. 4A, except that the negative warpage is generated in package substrates 32 and package components 50, and the center portion of package substrates 32 may be lower than the edge portions.
FIGS. 5B and 5C illustrate the dispensing of underfill 52 into the spacing between package components 50 and package substrates 32, and the curing of underfill 52 through a thermal process, for example. Underfill 52 may comprise epoxy resins, fillers, curing agents, adhesion promoters, and/or the like. An air blowing is performed through openings 22 in lower jig 20, wherein arrows 55 represent the blowing direction of the air during the curing of underfill 52. The air blowing may be started before the curing of underfill 52 is started, and may be started before, during, or after the dispensing of underfill 52. The air blowing may be ended after the curing step is finished. Furthermore, the air blowing may be ended wherein the dispensed underfill 52 is at least substantially solidified, or fully solidified. For example, if the curing process is performed through a thermal process, the air blowing may be started before the respective heating process, and finished when the temperature is lowered to substantially equal to the room temperature. The pressure applied by the air blowing to package substrates 32 may be between about 1 atmosphere and about 10 atmospheres. It is realized that these values are merely examples, and may change depending on the material and the structure of package substrates 32 and package components 50.
As shown in FIG. 5B, the air blowing may be performed by blowing air into pipe 64. As a result, the air, as represented by arrows 55, may be blown to openings 22 and in turn to package substrates 32. The air blowing may be performed through air blower 67, which is connected to pipe 64. Air blower 67 in FIG. 5B and pump 66 in FIG. 5A may be the same device that is capable to drive air in opposite directions, and hence may operate as a pump when configured to drive air out of inner space 62, and operate as an air blower when configured to drive air into inner space 62. Due to the air blowing, an upward force is applied to package substrates 32, and hence package substrates 32 are flattened. Since underfill 52 is cured with package substrates 32 being flattened, after the curing, package substrates 32 and package components 50 are substantially flat, or at least flatter than before the curing process. The warpage is thus reduced.
FIG. 5C illustrates an underfill dispensing and curing process similar to what is shown in FIG. 5B, except that blocker 56 is added to prevent the over-correction of warpage. Blocker 56 comprises bottom surface 56A in contact with top surfaces 50A of package components 50, and hence blocker 56 may prevent package substrates 32 from being blown upwardly. For example, assuming that the blowing force applied by air blower 67 on package substrates 32 is greater than necessary, if blocker 56 does not exist, package substrates 32 may have a positive warpage after the curing of underfill 52. With blocker 56 being in the way of package substrates 32, the upward movement of package substrates 32 is stopped by blocker 56. As a result, even if the blowing force applied by air blower 67 on package substrates 32 is greater than necessary, package substrates 32 is still substantially flat. Blocker 56 may be formed of metals, dielectric materials such as ceramics, organic materials, or the like. Blocker 56 may be clamped or screwed on air-pressure boat 60, for example using the schematically illustrated clamps 61. Alternatively, blocker 56 is not clamped or screwed, and stops the upward movement of package substrates 32 through the weight of blocker 56. In some exemplary embodiments, the weight of blocker 56 applied to each of package components 32 may be between about 5 grams and about 5000 grams.
In an exemplary embodiment, the curing is a thermal curing with a temperature between about 50° C. and about 200° C. The duration of the thermal curing may be between about 10 minutes and about 200 minutes. In alternative embodiments, the curing is a ultra-violet (UV) curing, wherein the duration of the UV curing may be between about 10 minutes and about 200 minutes. In yet alternative embodiments, the curing is an Infrared Radiation (IR) curing, wherein the duration of the IR curing may be between about 10 minutes and about 200 minutes. In yet alternative embodiments, the curing is a microwave curing, wherein the duration of the microwave curing may be between about 10 minutes and about 200 minutes. FIG. 6 schematically illustrates the package after the curing step (as shown in FIG. 5B or 5C) is finished.
FIGS. 7A through 7F illustrate some example configurations of openings 22, wherein the top views of openings 22 may be obtained from the structure shown in FIGS. 5A and 5B. Package substrates 32 are also illustrated to show the relative positions of openings 22 and package substrates 32. The top view shapes of openings 22 may be circles, rectangles (such as squares, strips, hexagons, octagons, or the like. In FIG. 7A, openings 22 are uniformly distributed within the boundary of the respective package substrates 32, and may have a substantially uniform size. In FIG. 7B, openings 22 are uniformly distributed throughout lower jig 20. In FIG. 7C, the central opening 22 that corresponding to the center of each of package substrates 32 may have a size larger than remaining ones of openings 22 that are aligned to the same package substrate 32. In FIG. 7D, there is one opening 22 under, and possibly aligned to the center, of each of package substrates 32. In FIG. 7E, openings 22 have strip shapes. In FIG. 7F, strip openings are distributed throughout lower jig 20, wherein the strip openings may have various top-view shapes including crosses, for example. It is realized that these configurations are merely examples, and there are various alternative applicable configurations, as long as the needed air pressures may be applied through openings 22 during the curing of underfill 52 (FIGS. 4A through 5C).
Conventionally, to reduce the warpage of package substrates, jigs may be used to press the package substrates from opposite sides. The jigs may include a lower jig and an upper jig. The upper jig typically has a grid pattern with openings therein, and a package substrate is sandwiched between the lower jig and the upper jig. Portions of the package substrate are exposed through the openings in the upper jig. Dies are bonded to the package substrate through the openings. Although the use of jigs may alleviate the warpage, warpage still exists. In the embodiments, during the curing of the underfill in the packaging process, a correction force is applied to the package components that are being packaged, either through vacuuming or air blowing. The warpage generated in the packaging process may thus be corrected.
In accordance with embodiments, a method includes dispensing an underfill between a first package component and a second package component, wherein the first package component is placed on a lower jig, and the second package component is over and bonded to the first package component. A through-opening is in the lower jig and under the first package component. The underfill is cured, wherein during the step of curing the underfill, a force is applied to flatten the first package component. The force is applied by performing an action selected from the group consisting essentially of vacuuming and air blowing through the through-opening.
In accordance with other embodiments, a method includes placing a first package component over a lower jig, wherein the first package component covers an opening extending from a top surface to a bottom surface of the lower jig. An upper jig is placed over the first package component, wherein the upper jig secures the first package component on the lower jig. A second package component is bonded onto the first package component. An underfill is dispensed between the first package component and the second package component. The underfill is cured, wherein at a time between a starting time and an ending time of the step of curing the underfill, an action selected from the group consisting essentially of vacuuming and air blowing is performed, and wherein the action is performed through the through-opening.
In accordance with yet other embodiments, an air-pressure boat includes a lower jig at a top surface of the air-pressure boat. The lower jig comprises a through-opening extending from a top surface to a bottom surface of the lower jig. The device further includes an upper jig comprising an opening, wherein the upper jig is configured has a top-view size substantially equal to a top-view size of the lower jig.
Although the embodiments and their advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the embodiments as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the disclosure. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps. In addition, each claim constitutes a separate embodiment, and the combination of various claims and embodiments are within the scope of the disclosure.

Claims (20)

What is claimed is:
1. A method comprising:
performing a reflow process to bond a first package component to a second package component;
after the reflow process, dispensing an underfill between a first package component and a second package component, wherein the first package component is placed on a lower jig, and the second package component is over and bonded to the first package component, and wherein a through-opening is in the lower jig and under the first package component; and
curing the underfill, wherein during the step of curing the underfill, a force is applied to flatten the first package component, and wherein the force is applied by performing an action selected from the group consisting of vacuuming and air blowing through the through-opening.
2. The method of claim 1, wherein before the step of curing, the first package component comprises a center portion and edge portions, wherein the center portion is higher than the edge portions, and wherein the action comprises vacuuming.
3. The method of claim 1, wherein before the step of curing, the first package component comprises a center portion and edge portions, wherein the center portion is lower than the edge portions, and wherein the action comprises air blowing.
4. The method of claim 3 further comprising, during the step of curing, applying a blocker over and in contact with a top surface of the second package component to prevent the first and the second package components from warping upwardly.
5. The method of claim 1 further comprising placing an upper jig over the second package component, wherein during the curing process, the upper jig and the lower jig prevent a movement of the first package component in a direction perpendicular to a major surface of the first package component.
6. The method of claim 1, wherein the first package component comprises a package substrate, and the second package component comprises a device die.
7. A method comprising:
placing a first package component over a lower jig, wherein the first package component covers a through-opening extending from a top surface to a bottom surface of the lower jig;
placing an upper jig over the first package component, wherein the upper jig secures the first package component on the lower jig;
bonding a second package component onto the first package component;
dispensing an underfill between the first package component and the second package component; and
curing the underfill, wherein at a time between a starting time and an ending time of the step of curing the underfill, an action selected from the group consisting essentially of vacuuming and air blowing is performed, and wherein the action causes a force to be generated and applied on the first package component through the through-opening.
8. The method of claim 7, wherein the action is performed substantially throughout the step of curing.
9. The method of claim 7, wherein the step of curing comprises a thermal treatment comprising a temperature raising step and a temperature lowering step, and wherein the action is stopped after temperatures of the first and the second package components and the underfill is lowered to substantially equal to a room temperature.
10. The method of claim 7, wherein the action is started when the underfill is at a liquid state, and is stopped after the underfill is solidified.
11. The method of claim 7, wherein before the step of curing, the first package component comprises a center portion and edge portions, wherein the center portion is higher than the edge portions, and wherein the action is vacuuming.
12. The method of claim 7, wherein before the step of curing, the first package component comprises a center portion and edge portions, wherein the center portion is lower than the edge portions, and wherein the action is air blowing.
13. A method comprising:
placing a first package component and a second package component on a top surface of an air-pressure boat to block a through-opening at the top surface of the air-pressure boat;
vacuuming the air-pressure boat when the through-opening is blocked by the first package component and the second package component;
dispensing an underfill into a gap between the first package component and the second package component; and
curing the underfill during the step of vacuuming by heating the first and the second package components.
14. The method of claim 13, wherein the step of vacuuming is performed throughout the step of curing the underfill.
15. The method of claim 13, wherein the step of vacuuming is started before the first and the second package components are heated, and ended after the underfill is substantially solidified.
16. The method of claim 13, wherein in the step of vacuuming, a pressure of an inner space of the air-pressure boat is between about 0.001 Torr and about 100 Torr.
17. The method of claim 13, wherein the air-pressure boat comprises a plurality of through-openings distributed substantially evenly, and wherein the second package component blocks the plurality of through-openings.
18. The method of claim 13, wherein the second package component is a package substrate strip comprising a plurality of package substrates, and wherein when the step of curing is performed, each of the plurality of package substrates is bonded with a device die.
19. The method of claim 13 further comprising, before the step of dispensing, performing a reflow process to bond the second package component to the first package component.
20. The method of claim 13 further comprising, before the step of placing the first package component and the second package component on the top surface of the air-pressure boat, bonding the first package component to the second package component.
US13/272,032 2011-10-12 2011-10-12 Methods for forming 3DIC package Expired - Fee Related US8609462B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/272,032 US8609462B2 (en) 2011-10-12 2011-10-12 Methods for forming 3DIC package
US14/096,263 US9073158B2 (en) 2011-10-12 2013-12-04 Methods for forming 3DIC package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/272,032 US8609462B2 (en) 2011-10-12 2011-10-12 Methods for forming 3DIC package

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/096,263 Division US9073158B2 (en) 2011-10-12 2013-12-04 Methods for forming 3DIC package

Publications (2)

Publication Number Publication Date
US20130095608A1 US20130095608A1 (en) 2013-04-18
US8609462B2 true US8609462B2 (en) 2013-12-17

Family

ID=48086260

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/272,032 Expired - Fee Related US8609462B2 (en) 2011-10-12 2011-10-12 Methods for forming 3DIC package
US14/096,263 Active US9073158B2 (en) 2011-10-12 2013-12-04 Methods for forming 3DIC package

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/096,263 Active US9073158B2 (en) 2011-10-12 2013-12-04 Methods for forming 3DIC package

Country Status (1)

Country Link
US (2) US8609462B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140183760A1 (en) * 2012-12-28 2014-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. System and Method to Improve Package and 3DIC Yield in Underfill Process
US20140377571A1 (en) * 2013-06-24 2014-12-25 International Business Machines Corporation Injection of a filler material with homogeneous distribution of anisotropic filler particles through implosion

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102382918B (en) * 2011-10-11 2014-08-27 高征铠 System and method for measuring blast furnace burden surface on line
US10199351B2 (en) 2015-12-30 2019-02-05 Skyworks Solutions, Inc. Method and device for improved die bonding
US20180177045A1 (en) * 2016-12-21 2018-06-21 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Embedding Component in Component Carrier by Component Fixation Structure
US10593565B2 (en) 2017-01-31 2020-03-17 Skyworks Solutions, Inc. Control of under-fill with a packaging substrate having an integrated trench for a dual-sided ball grid array package
CN115648532A (en) * 2022-10-31 2023-01-31 长电科技管理有限公司 Semiconductor package injection mold, injection device and semiconductor package injection method

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7875496B2 (en) * 2005-05-17 2011-01-25 Panasonic Corporation Flip chip mounting method, flip chip mounting apparatus and flip chip mounting body

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3920172B2 (en) * 2002-08-26 2007-05-30 Ｎｅｃエレクトロニクス株式会社 Lid holding frame and electronic component sealing method
US7569471B2 (en) * 2006-06-29 2009-08-04 Intel Corporation Method of providing mixed size solder bumps on a substrate using a solder delivery head

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7875496B2 (en) * 2005-05-17 2011-01-25 Panasonic Corporation Flip chip mounting method, flip chip mounting apparatus and flip chip mounting body

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140183760A1 (en) * 2012-12-28 2014-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. System and Method to Improve Package and 3DIC Yield in Underfill Process
US8945983B2 (en) * 2012-12-28 2015-02-03 Taiwan Semiconductor Manufacturing Company, Ltd. System and method to improve package and 3DIC yield in underfill process
US20140377571A1 (en) * 2013-06-24 2014-12-25 International Business Machines Corporation Injection of a filler material with homogeneous distribution of anisotropic filler particles through implosion
US9321245B2 (en) * 2013-06-24 2016-04-26 Globalfoundries Inc. Injection of a filler material with homogeneous distribution of anisotropic filler particles through implosion

Also Published As

Publication number Publication date
US9073158B2 (en) 2015-07-07
US20140091509A1 (en) 2014-04-03
US20130095608A1 (en) 2013-04-18

Similar Documents

Publication Publication Date Title
US9073158B2 (en) Methods for forming 3DIC package
JP7322937B2 (en) Electronic component device manufacturing method
US9312149B2 (en) Method for forming chip-on-wafer assembly
US8278142B2 (en) Combined metallic bonding and molding for electronic assemblies including void-reduced underfill
US8377745B2 (en) Method of forming a semiconductor device
KR102011175B1 (en) Methods for flip chip stacking
US8373269B1 (en) Jigs with controlled spacing for bonding dies onto package substrates
US12144065B2 (en) Warpage control in the packaging of integrated circuits
TWI493669B (en) Semiconductor component packaging method and package fixture
TW201426928A (en) PoP structure with electrically insulating material between packages
TW201824406A (en) Semiconductor chip mounting device and method for manufacturing semiconductor device
JP2011061073A (en) Method of manufacturing semiconductor device and semiconductor device
TW201620091A (en) Method of manufacturing a semiconductor device
JP2012199342A (en) Method for manufacturing resin-molded substrate, and resin-molded substrate
JP7406336B2 (en) Manufacturing method of semiconductor device
JP2011187682A (en) Semiconductor device manufacturing method, mounting method and manufacturing apparatus
TWI425580B (en) Process for manufacturing semiconductor chip packaging module
JP2007134489A (en) Semiconductor device and method for manufacturing same
JP6119239B2 (en) Manufacturing method of electronic device
JP2011187699A (en) Semiconductor device and method of manufacturing the same
WO2015105149A1 (en) Mounting method for semiconductor device and mounting device
TWI587409B (en) Manufacturing method for semiconductor package structure without substrate warpage and its substrate structure
TWI531013B (en) Wafer holding tool for flip chip bonding and method for flip chip bonding
JP2019125769A (en) Method of manufacturing semiconductor device
JP2014127474A (en) Method for manufacturing electronic device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, MENG-TSE;LIN, CHUN-CHENG;HUANG, KUEI-WEI;AND OTHERS;REEL/FRAME:027503/0493

Effective date: 20111012

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20211217