US7810011B2 - Hardware generator for uniform and Gaussian deviates employing analog and digital correction circuits - Google Patents

Hardware generator for uniform and Gaussian deviates employing analog and digital correction circuits Download PDF

Info

Publication number
US7810011B2
US7810011B2 US10/569,292 US56929204A US7810011B2 US 7810011 B2 US7810011 B2 US 7810011B2 US 56929204 A US56929204 A US 56929204A US 7810011 B2 US7810011 B2 US 7810011B2
Authority
US
United States
Prior art keywords
state
bit
output
input
yield
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/569,292
Other languages
English (en)
Other versions
US20070162809A1 (en
Inventor
Ocker Cornelis De Jager
Carolus Johannes Reinecke
Hendrik Johannes Stephanus Van der Walt
Barend Visser
Roelof Cornelius Botha
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
North West University
Original Assignee
North West University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by North West University filed Critical North West University
Assigned to NORTH-WEST UNIVERSITY reassignment NORTH-WEST UNIVERSITY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DE JAGER, OCKER CORNELIS, REINECKE, CAROLUS JOHANNES, BOTHA, ROELOF CORNELIUS, VAN DER WAL, HENDRIK JOHANNES STEPHANUS, VISSER, BAREND
Publication of US20070162809A1 publication Critical patent/US20070162809A1/en
Application granted granted Critical
Publication of US7810011B2 publication Critical patent/US7810011B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes

Definitions

  • This invention relates to a random number generator (RNG) and more particularly a hardware RNG for generating at an output a train of successive truly random bits of first and second states and/or truly random numbers having a Gaussian distribution.
  • RNG random number generator
  • RNG hardware random number generator
  • the first output of the first corrector is preferably connected to a first input of a second digital corrector, the second digital corrector comprising a first output and being configured to provide at the first output from two successive bits at the first input of the second corrector an output bit of a second output bit stream according to a second scheme wherein a first bit of a first state and a second bit of a second state yield an output bit of a third state and wherein a first bit of the second state and a second bit of the first state yield an output bit of a fourth state, wherein the third and fourth states are inverse to one another and wherein the third state is equal to one of the first state and the second state, thereby to ensure that successive bits in the second output bit stream are both independent from one another and unbiased and hence truly random.
  • the source of entropy may comprise a white noise generating element having an output connected to an analogue high pass amplifier having an output and a cut off frequency of f 0 .
  • the output of the high pass filter may be connected to an input of a voltage level discriminator circuit having an output.
  • the output of the level discriminator circuit may be connected to a first input of a flip-flop, to generate the input bit stream at an output thereof.
  • An analogue voltage level compensation circuit may be provided at an input of the voltage level discriminator circuit.
  • the compensation circuit may comprise an RC circuit having an RC time constant which is shorter than 1/f 0 .
  • the RNG may comprise a Gaussian generator comprising an input connected to either the first output of the first digital corrector or the first output of the second digital corrector, the generator comprising an adder arrangement for generating a sum of j words of i sequential bits each received from the corrector; subtractor means for deriving a difference between the sum and a mean value of the sum; and a divider arrangement for dividing the difference by a standard deviation, thereby to generate at an output of the Gaussian generator a Gaussian deviate.
  • a Gaussian generator comprising an input connected to either the first output of the first digital corrector or the first output of the second digital corrector, the generator comprising an adder arrangement for generating a sum of j words of i sequential bits each received from the corrector; subtractor means for deriving a difference between the sum and a mean value of the sum; and a divider arrangement for dividing the difference by a standard deviation, thereby to generate at an output of the Gaussian generator a Gaussian deviate
  • the method may include the further step of utilizing a second digital corrector comprising an input and an output in series with the first corrector and wherein the second digital corrector is used to provide at said output from two successive bits at said input of the second corrector an output bit of a second output bit stream according to a second scheme wherein a first bit of a first state and a second bit of a second state yield an output bit of a third state and wherein a first bit of the second state and a second bit of the first state yield an output bit of a fourth state, wherein the third and fourth states are inverse to one another and wherein the third state is equal to one of the first state and the second state, thereby to ensure that successive bits in the second output bit stream are both independent from one another and unbiased.
  • a second digital corrector comprising an input and an output in series with the first corrector and wherein the second digital corrector is used to provide at said output from two successive bits at said input of the second corrector an output bit of a second output bit stream according to a second scheme where
  • FIG. 1 is a block diagram of a hardware random number generator (RNG) according to the invention
  • FIGS. 2( a ), 2 ( b ) and 2 ( c ) are waveforms against time of signals at points 2 ( a ), 2 ( b ) and 2 ( c ) in FIG. 1 ;
  • FIG. 3 is a logic diagram of one embodiment of a first digital corrector circuit forming part of the RGN in FIG. 1 ;
  • FIGS. 4( a ), 4 ( b ), 4 ( c ), 4 ( d ), 4 ( e ) and 4 ( f ) are waveforms against time of signals at points 4 ( a ), 4 ( b ), 4 ( c ), 4 ( d ), 4 ( e ) and 4 ( f ) in FIG. 3 ;
  • FIG. 5 is a logic diagram of one embodiment of a second digital corrector circuit forming part of the RGN in FIG. 1 ;
  • FIGS. 6( a ), 6 ( b ), 6 ( c ), 6 ( d ), 6 ( e ) and 6 ( f ) are waveforms against time at points 6 ( a ), 6 ( b ), 6 ( c ), 6 ( d ), 6 ( e ) and 6 ( f ) in FIG. 5 ;
  • FIG. 7 is a logic diagram of the first and second digital correctors circuits connected in series.
  • FIGS. 8( a ), 8 ( b ), 8 ( c ), 8 ( d ), 8 ( e ), 8 ( f ), 8 ( g ), 8 ( h ), 8 ( i ) and 8 ( j ) are waveforms against time of signals at points 8 ( a ), 8 ( b ), 8 ( c ), 8 ( d ), 8 ( e ), 8 ( f ), 8 ( g ), 8 ( h ), 8 ( i ) and 8 ( j ) in FIG. 7 ; and
  • FIG. 9 is a high level block diagram of the RNG according to the invention.
  • a hardware random number generator (RNG) according to the invention is generally designated by the reference numeral 10 in FIG. 1 .
  • the RNG 10 comprises a source of entropy 12 generating a wide bandwidth analogue output signal 14 .
  • the source of entropy may comprise a thermal noise element such as a semiconductor junction, resistor or an avalanche noise generator for generating random or white noise.
  • the element is connected to a high pass amplifier 16 having a cut off frequency f 0 and providing an amplified output signal 18 .
  • the amplifier is connected to an analogue control circuit 20 for controlling a discrimination level for a known inverting discriminator 22 .
  • an analogue signal having an average frequency ⁇ f>.
  • the circuit 20 comprises an RC feedback loop 23 to control and correct for temperature and power supply variations which may influence the element 12 and amplifier 22 .
  • the output of the discriminator is connected to flip-flop 24 to yield a digital bit stream 26 shown in FIG. 2( a ).
  • the RC time constant of the circuit 23 is slower than 1/f 0 .
  • substantially equal numbers of bits of a first state and bits of a second state are generated at the output of the flip-flop.
  • the bit stream 26 in FIG. 2( a ) comprises a sequence of successive bits having one of the first state and the second state.
  • the states may be a logic high or “1” and a logic low or “0”. As illustrated in FIG. 9 , it is known that these bits are typically not independent from one another nor unbiased. Therefore, the bit stream 26 is not truly random.
  • a hardware digital corrector arrangement 28 comprising a first digital corrector circuit 30 (shown in FIGS. 3 , 7 and 9 ) and a serially connected second digital corrector circuit 32 (shown in FIGS. 5 , 7 and 9 ), is used to remove correlation between bits and bias respectively, thereby to provide a truly random bit stream 34 .
  • the RNG further comprises a clock generator 36 for generating a dock signal 38 shown in FIG. 2( b ).
  • the RNG 10 further comprises a hardware Gaussian generator 40 which receives the truly random bit stream 34 as an input and generates words with standard Gaussian deviates, mean zero and variance 1 , as will hereinafter be described. An output of the generator 40 is connectable to an input of any suitable application 42 .
  • the frequency of the clock signal 38 is typically lower than the average or means frequency of the digital input stream (DIS) 26 .
  • DIS digital input stream
  • a DIS 44 with a lower average frequency than the clock signal may be used.
  • the DIS 26 or 44 is provided as one input to the first digital corrector circuit 30 .
  • the other input being the clock signal 38 .
  • the first digital corrector circuit 30 is a circuit for removing inter bit dependence in the DIS 26 or 44 comprising successive bits S 1 ,S 2 ,S 3 , . . . S n . It has been found that a circuit implementing a first scheme according to the following first truth table in respect of two immediately successive bits in the stream 26 or 44 (wherein the first bit is leading the second bit in time) and having one of a first state p and a second state q, would achieve this result: 1 st bit, 2 nd bit ⁇ p,p ⁇ c (third state) 1 st bit, 2 nd bit ⁇ p,q ⁇ c' (fourth state) any other—no output with c and c′ being the inverse of the other, and c equal to p or q.
  • the aforementioned first scheme is implemented by circuit 30 shown in FIG. 3 and comprising a first flip-flop 45 , a second flip-flop 47 and a third flip-flop 49 as shown in FIG. 3 .
  • the circuit 30 has a first input 51 , a second input 53 , a first output 55 and a first clock output 57 .
  • the bit stream 26 is applied to the first input 51 and the clock signal 38 to second input 53 .
  • the sequence 44 shown in FIG. 4( a ) appears at the output of flip-flop 45 and at the output of flip-flop 47 , one clock cycle later, as indicated at 50 in FIG. 4( c ).
  • a clock signal divided by two is provided at a Q-output of flip-flop 49 and is illustrated at 52 in FIG. 4( d ).
  • the comparison between signals 44 and 50 according to the first truth table is made on the rising edges of signal 52 .
  • An output bit stream 56 is generated by the first scheme and in accordance with the aforementioned first truth table at first output 55 of the circuit 30 and is designated 56 in FIG. 4( f ).
  • an output clock signal 54 comprising intermittent and not periodic pulses 58 . 1 to 58 . n is generated, successive pulses being associated with and synchronized with successive bits t 1 , t 2 , t 3 . . . t m in the output bit stream 56 of the first corrector circuit.
  • the DIS 44 may be used to latch the clock signal. That is, the signals at inputs 51 and 53 are changed around.
  • the RNG 10 comprises a second digital corrector circuit 32 for correcting bias of aforementioned bits t 1 , t 2 , t 3 . . . t m .
  • the second corrector circuit 32 is connected in series with the first corrector circuit 30 as shown in FIG. 7 .
  • the first output 55 of the first circuit 30 is connected to a first input 60 of the second corrector circuit and the first clock output 57 of the first corrector circuit is connected to a second input 62 of the second circuit 32 .
  • the second circuit is shown on its own in FIG. 5 .
  • a circuit 32 implementing a second scheme according to a second truth table (show herebelow) in respect of two immediately successive bits in a DIS 26 or 44 having one of a first state p and a second state q would substantially remove bias of the bits in the DIS: 1 st bit, 2 nd bit ⁇ p,q ⁇ c (third state) 1 st bit, 2 nd bit ⁇ q,p ⁇ c' (fourth state) any other—no output with c and c′ being the inverse of the other, and c equal to p or q.
  • the aforementioned second scheme is implemented by circuit 32 shown in FIG. 5 and comprising a first flip-flop 64 , a second flip-flop 66 and a third flip-flop 68 .
  • the circuit 32 has a first output 70 (or a second for the arrangement 28 ) and a second clock output 72 .
  • the bit stream 44 (which for this illustration is the same as that applied to the first corrector hereinbefore) is applied to the first input 60 and the clock signal 38 to second input 62 .
  • the sequence 44 appears at the output of flip-flop 66 one clock cycle later than at the Q-output of flip-flop 64 and is designated 74 in FIG. 6( c ).
  • a clock signal divided by two is provided at a Q-output of flipflop 68 and is illustrated at 76 in FIG. 6( d ).
  • An output bit stream 80 is generated by the circuit 32 in accordance with the second scheme and the aforementioned second truth table at output 70 and is shown in FIG. 6( f ).
  • an output clock signal 78 comprising intermittent and not periodic pulses 82 . 1 to 82 .k is generated, successive pulses being associated with coincides with successive bits l 1 , l 2 , i 3 . . . l k in the output bit stream 80 of the second corrector circuit. Bias of bits in the output stream 80 is substantially removed.
  • the first and second corrector circuits are connected in series, to remove both correlation between bits and bias respectively and thereby to yield a truly random bit stream 34 in which the bits are independent, unbiased and hence equi-probable or uniformly distributed.
  • FIGS. 8( a ) to 8 ( j ) Waveforms for this serial connection of circuits 30 and 32 are shown in FIGS. 8( a ) to 8 ( j ). Since the input bit stream 44 is the same as that used in the description of FIG. 3 , FIGS. 8( a ) to 8 ( f ) correspond with the waveforms in FIGS. 4( a ) to 4 ( f ). However, with the serial connection of circuits 30 and 32 the output signals 54 and 56 are connected to the inputs 60 and 62 respectively of the second corrector circuit 32 . The resulting signals at the Q-outputs of the flip-flops 64 and 66 are shown at 56 and 84 in FIGS. 8( f ) and 8 ( g ).
  • the clock signal divided by two generated at the Q output of flip-flop 68 is shown at 86 in FIG. 8( h ).
  • the output bit stream of the corrector arrangement 28 is shown at 34 in FIG. 8( j ).
  • a clock signal to indicate successive bits in the output bit stream 34 is illustrated 88 in FIG. 8( i ).
  • a hardware Gaussian generator 40 is connected to either output 55 or output 70 of the digital corrector arrangement 28 .
  • the generator 40 is configured to sum j words of i bits in the stream 34 each.
  • the generator is further configured intermittently to compute sums T as aforesaid, to subtract by a suitable hardware arrangement an average ⁇ T> of the sums and to divide the difference by a standard deviation S N utilizing a suitable hardware divider arrangement, to yield Gaussian deviates Z with a zero mean and unity standard deviation.
  • the RGN 10 herein described may be implemented in the form of an integrated chip and housed in a plug-and-play device, comprising a USB memory stick.
  • the generator 40 starts adding words until a default number or user specified number is reached, which would result in a Gaussian deviate as hereinbefore described and which would be available for input by the application 42 .

Landscapes

  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Manipulation Of Pulses (AREA)
  • Analogue/Digital Conversion (AREA)
  • Radar Systems Or Details Thereof (AREA)
  • Variable-Direction Aerials And Aerial Arrays (AREA)
  • Error Detection And Correction (AREA)
  • Dc Digital Transmission (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
US10/569,292 2003-08-22 2004-08-23 Hardware generator for uniform and Gaussian deviates employing analog and digital correction circuits Expired - Fee Related US7810011B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
ZA200306559 2003-08-22
ZA2003/6559 2003-08-22
PCT/IB2004/051533 WO2005020064A2 (en) 2003-08-22 2004-08-23 Hardware generator employing analog and digital correction circuits for generating uniform and gaussian distributed true random numbers

Publications (2)

Publication Number Publication Date
US20070162809A1 US20070162809A1 (en) 2007-07-12
US7810011B2 true US7810011B2 (en) 2010-10-05

Family

ID=34218353

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/569,292 Expired - Fee Related US7810011B2 (en) 2003-08-22 2004-08-23 Hardware generator for uniform and Gaussian deviates employing analog and digital correction circuits

Country Status (9)

Country Link
US (1) US7810011B2 (ja)
EP (1) EP1660988B1 (ja)
JP (1) JP4468954B2 (ja)
CN (1) CN100498688C (ja)
AT (1) ATE374967T1 (ja)
DE (1) DE602004009321T2 (ja)
HK (1) HK1092907A1 (ja)
WO (1) WO2005020064A2 (ja)
ZA (1) ZA200601261B (ja)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8073631B2 (en) * 2005-07-22 2011-12-06 Psigenics Corporation Device and method for responding to influences of mind
US9152380B2 (en) * 2013-03-12 2015-10-06 Qualcomm Incorporated Interrupt driven hardware random number generator
CN106020770B (zh) * 2016-05-23 2018-12-04 深圳华视微电子有限公司 一种基于电阻热噪声的真随机数发生器
US10698658B2 (en) * 2018-02-12 2020-06-30 Seagate Technology Llc Random number generation from spin torque oscillator noise
KR102155007B1 (ko) * 2019-02-14 2020-09-11 국민대학교산학협력단 독립성 측정을 이용한 엔트로피 관리 장치 및 방법, 이를 이용한 난수 생성 장치

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3706941A (en) 1970-10-28 1972-12-19 Atomic Energy Commission Random number generator
US4176399A (en) 1977-05-06 1979-11-27 Societe Nationale Industrielle Aerospatiale Analog noise generator
EP0981081A2 (en) 1998-08-19 2000-02-23 Japan Science and Technology Corporation Random number generating apparatus
WO2000059153A2 (en) 1999-03-31 2000-10-05 Intel Corporation Duty cycle corrector for a random number generator
EP1241565A1 (en) 1999-11-02 2002-09-18 Leisure Electronics Technology Co., Ltd. Thermal noise random pulse generator and random number generator
US6687721B1 (en) * 2000-03-31 2004-02-03 Intel Corporation Random number generator with entropy accumulation
US6792438B1 (en) * 2000-03-31 2004-09-14 Intel Corporation Secure hardware random number generator
US6862605B2 (en) * 2001-08-15 2005-03-01 Scott A. Wilber True random number generator and entropy calculation device and method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG101428A1 (en) * 1999-09-01 2004-01-30 Ibm Random number generator
DE10003472C1 (de) * 2000-01-27 2001-04-26 Infineon Technologies Ag Zufallszahlengenerator
CN1208715C (zh) * 2002-12-12 2005-06-29 浙江大学 一种真随机数发生器

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3706941A (en) 1970-10-28 1972-12-19 Atomic Energy Commission Random number generator
US4176399A (en) 1977-05-06 1979-11-27 Societe Nationale Industrielle Aerospatiale Analog noise generator
EP0981081A2 (en) 1998-08-19 2000-02-23 Japan Science and Technology Corporation Random number generating apparatus
WO2000059153A2 (en) 1999-03-31 2000-10-05 Intel Corporation Duty cycle corrector for a random number generator
EP1241565A1 (en) 1999-11-02 2002-09-18 Leisure Electronics Technology Co., Ltd. Thermal noise random pulse generator and random number generator
US6687721B1 (en) * 2000-03-31 2004-02-03 Intel Corporation Random number generator with entropy accumulation
US6792438B1 (en) * 2000-03-31 2004-09-14 Intel Corporation Secure hardware random number generator
US6862605B2 (en) * 2001-08-15 2005-03-01 Scott A. Wilber True random number generator and entropy calculation device and method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
PCT Search Report (4 pgs.), Apr. 7, 2005, Pfab, S.
Random Numbers Produced Via a Technique Employing Both a White Noise Generator and the Data Encryption Algorithm. IBM, vol. 34, p. 316-318; Dec. 1, 1991. *

Also Published As

Publication number Publication date
ATE374967T1 (de) 2007-10-15
HK1092907A1 (en) 2007-02-16
US20070162809A1 (en) 2007-07-12
WO2005020064A3 (en) 2005-06-16
DE602004009321D1 (de) 2007-11-15
WO2005020064A2 (en) 2005-03-03
JP2007503643A (ja) 2007-02-22
JP4468954B2 (ja) 2010-05-26
ZA200601261B (en) 2007-05-30
EP1660988A2 (en) 2006-05-31
EP1660988B1 (en) 2007-10-03
CN1839370A (zh) 2006-09-27
CN100498688C (zh) 2009-06-10
DE602004009321T2 (de) 2008-07-10

Similar Documents

Publication Publication Date Title
US5798720A (en) Parallel to serial data converter
US3706941A (en) Random number generator
US7941471B2 (en) Differential approach to current-mode chaos based random number generator
US7205800B2 (en) Clock frequency divider circuit
US10929102B2 (en) True random number generator
KR20180060100A (ko) 하이브리드 클럭 데이터 복원 회로 및 수신기
US6407606B1 (en) Clock generating apparatus
Van Daalen et al. Device for generating binary sequences for stochastic computing
Familier et al. Second and third-order noise shaping digital quantizers for low phase noise and nonlinearity-induced spurious tones in fractional-$ N $ PLLs
KR100994580B1 (ko) 상이한 모드에서 클럭 스큐를 선택적으로 정정하기 위한 위상 고정 루프(ｐｌｌ) 회로
US7810011B2 (en) Hardware generator for uniform and Gaussian deviates employing analog and digital correction circuits
US5434806A (en) Apparatus and method for random number generation
US11349650B2 (en) Circuits for data encryption and decryption, and methods thereof
US7260166B2 (en) Systems for synchronizing resets in multi-clock frequency applications
US5040197A (en) Fractional frequency divider for providing a symmetrical output signal
US9141338B2 (en) Storage circuit with random number generation mode
JP3942475B2 (ja) クロック復元回路およびデータ受信回路
JP2002366347A (ja) 乱数発生装置および確率発生装置
US7401108B2 (en) Random noise generator and a method for generating random noise
JPH0528923B2 (ja)
EP1573509A2 (en) System and method for true random number generation
Hill et al. A digital implementation of a frequency steered phase locked loop
JP2007503643A5 (ja)
JP3053008B2 (ja) 信号生成方法および装置、電圧生成方法および装置
RU2168268C1 (ru) Генератор с раздельной цифровой регулировкой частоты и фазы импульсов

Legal Events

Date Code Title Description
AS Assignment

Owner name: NORTH-WEST UNIVERSITY, SOUTH AFRICA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DE JAGER, OCKER CORNELIS;REINECKE, CAROLUS JOHANNES;VAN DER WAL, HENDRIK JOHANNES STEPHANUS;AND OTHERS;SIGNING DATES FROM 20060908 TO 20060927;REEL/FRAME:018352/0135

Owner name: NORTH-WEST UNIVERSITY, SOUTH AFRICA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DE JAGER, OCKER CORNELIS;REINECKE, CAROLUS JOHANNES;VAN DER WAL, HENDRIK JOHANNES STEPHANUS;AND OTHERS;REEL/FRAME:018352/0135;SIGNING DATES FROM 20060908 TO 20060927

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20221005