US7746309B2 - Driving circuit having static display units and liquid crystal display device using the same - Google Patents

Driving circuit having static display units and liquid crystal display device using the same Download PDF

Info

Publication number
US7746309B2
US7746309B2 US11/644,289 US64428906A US7746309B2 US 7746309 B2 US7746309 B2 US 7746309B2 US 64428906 A US64428906 A US 64428906A US 7746309 B2 US7746309 B2 US 7746309B2
Authority
US
United States
Prior art keywords
thin film
electrically coupled
static display
static
liquid crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/644,289
Other languages
English (en)
Other versions
US20070139332A1 (en
Inventor
Eddy Giing-Lii Chen
Sz-Hsiao Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Innolux Corp
Original Assignee
Innolux Display Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Innolux Display Corp filed Critical Innolux Display Corp
Assigned to INNOLUX DISPLAY CORP. reassignment INNOLUX DISPLAY CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, EDDY GIIING LII, CHEN, SZ-HSIAO
Publication of US20070139332A1 publication Critical patent/US20070139332A1/en
Application granted granted Critical
Publication of US7746309B2 publication Critical patent/US7746309B2/en
Assigned to CHIMEI INNOLUX CORPORATION reassignment CHIMEI INNOLUX CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INNOLUX DISPLAY CORP.
Assigned to Innolux Corporation reassignment Innolux Corporation CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: CHIMEI INNOLUX CORPORATION
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13624—Active matrix addressed cells having more than one switching element per pixel
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007—Display of intermediate tones
    • G09G3/2074—Display of intermediate tones using sub-pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0443—Pixel structures with several sub-pixels for the same colour in a pixel, not specifically used to display gradations
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
    • G09G2300/0809—Several active elements per pixel in active matrix panels
    • G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
    • G09G2300/0857—Static memory circuit, e.g. flip-flop
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general

Definitions

  • the present invention relates to liquid crystal display (LCD) devices, and more particularly to a driving circuit having static display units and an LCD device using the same, such that the LCD device is capable of displaying 64 gray scale levels in a static display mode.
  • LCD liquid crystal display
  • LCD devices are more and more commonly used in portable electronic equipment, such as mobile phones, personal digital assistants (PDAs), and the like. Therefore, the issue of reducing power consumption of these kinds of LCD devices is becoming more important.
  • the LCD industry has developed a kind of technique in which the display status of an LCD device is divided into two modes.
  • One of these is an active display mode, and the other is a static display mode.
  • An example of the static display mode is the image shown on a mobile phone LCD when the mobile phone is in a call waiting status.
  • the operation of the LCD device is normal full operation.
  • the LCD device may be a thin-film transistor LCD (TFT-LCD) device.
  • TFT-LCD thin-film transistor LCD
  • the static display mode the LCD device uses a static random access memory (SRAM) for supplying power to pixel regions, so as to reduce power consumption.
  • SRAM static random access memory
  • the LCD device 100 includes a plurality of parallel scan lines 101 , and a plurality of parallel data lines 102 orthogonal to the scan lines 101 so as to define a plurality of single sub pixel units 500 .
  • the LCD device 100 also includes a common electrode 107 .
  • the sub pixel unit 500 includes a thin film transistor 104 , a pixel electrode 105 , and a static display unit 109 .
  • the thin film transistor (TFT) 104 is positioned near a crossing of a corresponding scan line 101 and a corresponding data line 102 .
  • a gate electrode 1040 of the first TFT 104 is electrically coupled to the corresponding scan line 101
  • a source electrode 1041 of the first TFT 104 is electrically coupled to the corresponding data line 102 .
  • a drain electrode 1042 of the first TFT 104 is electrically coupled to a corresponding pixel electrode 105 .
  • the pixel electrode 105 and the common electrode 107 cooperatively form a capacitor 108 .
  • the static display unit 109 includes an SRAM 1094 , a second TFT 1091 , and a third TFT 1092 .
  • the SRAM 1094 includes four terminals: V dd , V ss , V in , and V out .
  • the terminal V dd is electrically coupled to a high voltage V H
  • the terminal V ss is electrically coupled to a low voltage V L
  • the terminal V in is electrically coupled to a drain electrode of the second TFT 1091
  • the terminal V out is electrically coupled to a source electrode of the third TFT 1092 .
  • a source electrode of the second TFT 1091 is electrically coupled to a drain electrode of the third TFT 1092 , and these two electrodes cooperate with each other to form an output terminal of the static display unit 109 .
  • the output terminal is electrically coupled to the drain electrode 1042 of the first TFT 104 .
  • the gate electrodes of the second and third TFTs 1091 and 1092 are each electrically coupled to a time control register (Tcon, not shown), which is used for controlling the second and third TFTs 1091 and 1092 to turn on or turn off.
  • the operational process of the SRAM 1094 is as follows. When a high voltage is transmitted into the SRAM 1094 via the terminal V in , the terminal V in and the terminal V out output the voltage of the terminal V dd and the terminal V ss , respectively; and when a low voltage is transmitted into the SRAM 1094 via the terminal V in , the terminal V in and the terminal V out output the voltage of the terminal V ss and the terminal V dd , respectively.
  • the LCD device 100 includes two display modes: active display mode and static display mode.
  • active display mode the operational process of the LCD device 100 is equal to a normal thin film transistor LCD (TFT-LCD) device. That is, each of the static display units 109 does not work, and gray scale voltage is supplied to the pixel electrodes 105 via the data lines 102 and the first TFTs 104 for displaying images.
  • TFT-LCD thin film transistor LCD
  • Plot (A) represents a waveform diagram of scanning voltage supplied to the scan lines 101 .
  • Plot (B) represents a waveform diagram of voltage supplied to the data lines 102 .
  • Plot (C) represents a waveform diagram of voltage supplied to the gate electrode of the second TFT 1091 .
  • Plot (D) represents a waveform diagram of voltage supplied to the gate electrode of the third TFT 1092 .
  • Plot (E) represents a waveform diagram of voltage supplied to the pixel electrode 105 .
  • Plot (F) represents a waveform diagram of voltage supplied to the common electrode 107 .
  • Plot (G) represent a waveform diagram of a difference between voltages supplied to the pixel electrode 105 and the common electrode 107 .
  • a scanning voltage is supplied to the gate electrode 1040 of the first TFT 104 via the scan line 101 , so as to turn on the first TFT 104 .
  • the Tcon turns on the second TFT 1091 , while the third TFT 1092 is in an off state.
  • the data line 102 provides a high voltage for driving the SRAM 1094 via the first and second TFTs 104 and 1091 .
  • the first TFT 104 is turned off until a next active display mode.
  • a high voltage V H is outputted from the terminal V dd , and is supplied to the pixel electrode 105 via the second TFT 1091 .
  • the Tcon alternately turns on and turns off the second and third TFTs 1091 and 1092 , and then the SRAM 1094 alternately supplies the voltage of the terminal V dd and the terminal V ss to the pixel electrode 105 .
  • t is equal to t 3
  • the second TFT 1091 is turned off, and the third TFT 1092 is turned on.
  • a low voltage V L is outputted from the terminal V ss , and is supplied to the pixel electrode 105 via the third TFT 1092 .
  • the time t is equal to t 4
  • the second TFT 1091 is turned on, and the third TFT 1092 is turned off.
  • a high voltage V H is outputted from the terminal V dd , and is supplied to the pixel electrode 105 via the second TFT 1091 .
  • the operational process complies with the circulation mentioned above.
  • the common electrode 107 also meet with the circulation. That is, the common electrode 107 is V H at time t 1 , varying to V L at time t 3 , and returning to V H at time t 4 . Therefore, the difference between the pixel electrode 105 and the common electrode 107 is maintained at zero, and the sub pixel unit 500 is in an on state (display white).
  • the sub pixel unit 500 has an operational process in an off state similar to that in an on state.
  • a low voltage is provided by the data lines 102 at an initial point in time.
  • the voltage of the common electrode 107 is a high voltage V H
  • the voltage of the pixel electrode 105 is a low voltage V L .
  • the voltage of the pixel electrode 105 is a high voltage V H .
  • the difference between the common electrode 107 and the pixel electrode 105 is maintained at V H -V L , and so the sub pixel unit 500 is in an off state (display black).
  • each sub pixel unit 500 can only display a gray scale of 2 levels.
  • Each pixel of the LCD device 100 includes three sub pixel units 500 , such as red, green and blue sub pixel units 500 . Therefore, each pixel of the LCD device 100 can display a gray scale of 8 levels in a static display mode.
  • a gray scale of 8 levels is rather limited, and the LCD device 100 is not considered to be capable of displaying rich and colorful images.
  • a driving circuit of a liquid crystal display device includes: a plurality of parallel scan lines; a plurality of first parallel data lines orthogonal to the scan lines; a plurality of second parallel data lines orthogonal to the scan lines and parallel to the first data lines; a plurality of first thin film transistors, positioned near a crossing of a corresponding scan line and a corresponding first data line; a plurality of second thin film transistors, positioned near a crossing of a corresponding scan line and a corresponding second data line; a plurality of first pixel electrodes electrically coupled to the first thin film transistors; a plurality of second pixel electrodes electrically coupled to the second thin film transistors; a plurality of first static display unit having an output terminal electrically coupled to the first thin film transistor, and the first static display unit provides voltage to the first pixel electrode in a static display mode; and a plurality of second static display unit having an output terminal electrically coupled to the second thin film transistor, and the second static display unit provides voltage to the second pixel electrode in
  • a liquid crystal display device includes a first substrate, a second substrate facing the first substrate, and a liquid crystal layer sandwiched between the first substrate and the second substrate.
  • the first substrate includes a plurality of parallel scan lines; a plurality of first parallel data lines orthogonal to the scan lines; a plurality of second parallel data lines orthogonal to the scan lines and parallel to the first data lines; a plurality of first thin film transistors, positioned near a crossing of a corresponding scan line and a corresponding first data line; a plurality of second thin film transistors, positioned near a crossing of a corresponding scan line and a corresponding second data line; a plurality of first pixel electrodes electrically coupled to the first thin film transistors; a plurality of second pixel electrodes electrically coupled to the second thin film transistors; a plurality of first static display unit having an output terminal electrically coupled to the first thin film transistor, and the first static display unit provides voltage to the first pixel electrode in a static display mode; and a plurality of second static
  • FIG. 1 is a schematic, abbreviated, isometric view of an LCD device according to an exemplary embodiment of the present invention
  • FIG. 2 is a diagram of part of a driving circuit of the LCD device of FIG. 1 ;
  • FIG. 3 is an enlarged circuit diagram of one of sub pixels of the LCD device of FIG. 2 ;
  • FIG. 4 is a detailed circuit diagram of a first static display unit of the sub pixel shown in FIG. 3 ;
  • FIG. 5 is an enlarged circuit diagram of a static random access memory of the first static display unit of FIG. 4 ;
  • FIG. 6 is a diagram of part of a driving circuit of a conventional active matrix LCD device
  • FIG. 7 is an enlarged circuit diagram of one of sub pixel units of the LCD device of FIG. 6 ;
  • FIG. 8 shows waveform diagrams illustrating exemplary operation of the LCD device of FIG. 6 .
  • FIG. 1 this is a schematic, abbreviated, isometric view of an LCD device according to an exemplary embodiment of the present invention.
  • the LCD device 1 includes a glass first substrate 2 , a glass second substrate 3 facing the first substrate 2 , and a liquid crystal layer 4 sandwiched between the first substrate 2 and the second substrate 3 .
  • the first substrate 2 includes a common electrode 17 thereon, and the second substrate 3 includes a driving circuit 10 thereon.
  • the driving circuit 10 includes a plurality of parallel scan lines 11 , and a plurality of parallel first and second data lines 12 and 22 orthogonal to the scan lines 11 respectively, so as to define a plurality of single sub pixels 200 .
  • the sub pixel 200 includes a first sub pixel unit 201 and a second sub pixel unit 202 disposed at two sides of the scan line 11 , respectively.
  • the first sub pixel unit 201 includes a first thin film transistor (TFT) 14 , a first pixel electrode 15 , a first capacitor 16 , and a first static display unit 19 .
  • the second sub pixel unit 202 includes a second thin film transistor 24 , a second pixel electrode 25 , a second capacitor 26 , and a second static display unit 29 .
  • the first TFT 14 is positioned near a crossing of the scan line 11 and the data line 12 .
  • a gate electrode 140 of the first TFT 14 is electrically coupled to the scan line 11
  • a source electrode 141 of the first TFT 14 is electrically coupled to the data line 12 .
  • a drain electrode 142 of the first TFT 14 is electrically coupled to the corresponding pixel electrode 15 .
  • the pixel electrode 15 and the common electrode 17 cooperatively form a liquid crystal capacitor 18 .
  • the first capacitor 16 is connected in parallel with the liquid crystal capacitor 18 for maintaining the voltage of the first sub pixel unit 201 .
  • the first static display unit 19 is electrically coupled to the drain electrode 142 of the first TFT 14 .
  • the second TFT 24 is positioned near a crossing of the scan line 11 and the data line 22 .
  • a gate electrode 240 of the second TFT 24 is electrically coupled to the scan line 11
  • a source electrode 241 of the second TFT 24 is electrically coupled to the data line 22 .
  • a drain electrode 242 of the second TFT 24 is electrically coupled to the corresponding pixel electrode 25 .
  • the pixel electrode 25 and the common electrode 17 cooperatively form a liquid crystal capacitor 28 .
  • the second capacitor 26 is connected in parallel with the liquid crystal capacitor 28 for maintaining the voltage of the second sub pixel unit 202 .
  • the second static display unit 29 is electrically coupled to the drain electrode 242 of the second TFT 14 .
  • An area of the first pixel electrode 15 may be different to or be equal to that of the second pixel electrode 25 .
  • a ratio of the area of the first pixel electrode 15 to the second pixel electrode 25 is 1:2.
  • the first static display unit 19 is substantially the same as the second static display unit 29 . Referring to FIG. 4 , this is a detailed circuit diagram of the first static display unit 19 .
  • the first static display unit 19 includes an SRAM 194 , a third TFT 191 , and a fourth TFT 192 .
  • the SRAM 194 includes four terminals: V dd , V ss , V in , and V out .
  • the terminal V dd is electrically coupled to a high voltage V H
  • the terminal V ss is electrically coupled to a low voltage V L
  • the terminal V in is electrically coupled to a drain electrode of the third TFT 191
  • the terminal V out is electrically coupled to a source electrode of the fourth TFT 192 .
  • a source electrode of the third TFT 191 is electrically coupled to a drain electrode of the fourth TFT 192 , and these two electrodes cooperate with each other to form an output terminal of the static display unit 19 .
  • the gate electrodes of the third and fourth TFTs 191 and 192 are each electrically coupled to a time control register (Tcon, not shown), which is used for controlling the third and fourth TFTs 191 and 192 to turn on or turn off.
  • the SRAM 194 includes a fifth TFT 1941 , a sixth TFT 1942 , a seventh TFT 1943 , and an eighth TFT 1944 .
  • the fifth and sixth TFTs 1941 and 1942 are positive thin film transistors, and the seventh and eighth TFTs 1943 and 1944 are negative thin film transistors.
  • a gate electrode of the fifth TFT 1941 is electrically coupled to the terminal V in
  • a source electrode of the fifth TFT 1941 is electrically coupled to the terminal V out
  • a drain electrode of the fifth TFT 1941 is electrically coupled to the terminal V dd .
  • a gate electrode of the sixth TFT 1942 is electrically coupled to the terminal V out , a source electrode of the sixth TFT 1942 is electrically coupled to the terminal V in , and a drain electrode of the sixth TFT 1942 is electrically coupled to the terminal V dd .
  • a gate electrode of the seventh TFT 1943 is electrically coupled to the terminal V in , a source electrode of the seventh TFT 1943 is electrically coupled to the terminal V ss , and a drain electrode of the seventh TFT 1943 is electrically coupled to the terminal V out .
  • a gate electrode of the eighth TFT 1944 is electrically coupled to the terminal V out , a source electrode of the eighth TFT 1944 is electrically coupled to the terminal V ss , and a drain electrode of the eighth TFT 1944 is electrically coupled to the terminal V in .
  • the operation process of the SRAM 194 is that: when a high voltage is transmitted into the SRAM 194 via the terminal V in , the terminal V in and the terminal V out outputs the voltage of the terminal V dd and the terminal V ss , respectively; when a low voltage is transmitted into the SRAM 194 via the terminal V in , the terminal V in and the terminal V out outputs the voltage of the terminal V ss and the terminal V dd , respectively.
  • the LCD device 1 includes two display modes: active display mode and static display mode.
  • active display mode the operation process of the LCD device 1 is equal to a normal thin film transistor LCD device, that is, each of the static display units 19 and 29 doesn't work, and gray scale voltage is supplied to the pixel electrodes 15 and 25 via the data lines 12 and 22 as well as the first and second TFTs 14 and 24 respectively, for displaying images.
  • the first and second sub pixel units 201 and 202 have an operation process similar to that of the sub pixel unit 500 of the conventional LCD device 100 .
  • the scan lines 11 drives the first and second TFTs 14 and 24
  • the first and second data lines 12 and 22 provides voltages to drive the first and second static display units 19 and 29 , respectively.
  • the scan line 11 and the data lines 12 and 22 stop work
  • the first and second static display units 19 and 29 respectively provides voltage to drive the first and second sub pixels units 201 and 202 to display images until next active display mode.
  • the first and second sub pixel units 201 and 202 can display a gray scale of 2 levels, respectively, then the sub pixel 200 can display a gray scale of 4 levels. That is, when the first and second sub pixel units 201 and 202 both in an off states, the sub pixel 200 displays a first gray scale; when the first sub pixel unit 201 is in an off state, and the second sub pixel unit 202 is in an on state, the sub pixel 200 displays a second gray scale; when the first sub pixel unit 201 is in an on state, and the second sub pixel unit 202 is in an off state, the sub pixel 200 displays a third gray scale; when the first and second sub pixel units 201 and 202 both in an on states, the sub pixel 200 displays a fourth gray scale.
  • the sub pixel 200 of the driving circuit 10 can display a gray scale of 4 levels.
  • Each of pixel units of the LCD device 1 includes three sub pixels 200 , such as red, green, and blue sub pixels 200 . Therefore, each pixel of the LCD device 1 can display a gray scale of 64 levels in a static display mode. Therefore, the LCD device 200 can display rich and colorful images.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Nonlinear Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Liquid Crystal (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
US11/644,289 2005-12-21 2006-12-21 Driving circuit having static display units and liquid crystal display device using the same Active 2028-08-13 US7746309B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CNA200510121046XA CN1987979A (zh) 2005-12-21 2005-12-21 液晶显示面板驱动电路和采用该驱动电路的液晶显示面板
CN200510121046 2005-12-21
CN200510121046.X 2005-12-21

Publications (2)

Publication Number Publication Date
US20070139332A1 US20070139332A1 (en) 2007-06-21
US7746309B2 true US7746309B2 (en) 2010-06-29

Family

ID=38172839

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/644,289 Active 2028-08-13 US7746309B2 (en) 2005-12-21 2006-12-21 Driving circuit having static display units and liquid crystal display device using the same

Country Status (2)

Country Link
US (1) US7746309B2 (zh)
CN (1) CN1987979A (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080088552A1 (en) * 2006-10-11 2008-04-17 Epson Imaging Devices Corporation Display apparatus

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101369075B (zh) * 2007-08-15 2010-05-26 群康科技(深圳)有限公司 液晶显示装置及其驱动方法
CN101576692B (zh) * 2008-05-09 2010-12-29 群康科技(深圳)有限公司 液晶显示装置及其驱动方法
TWI427606B (zh) * 2009-10-20 2014-02-21 Au Optronics Corp 具畫素資料自我保持機能之液晶顯示裝置與其靜止模式運作方法
CN102213885B (zh) * 2011-06-08 2013-02-06 深圳市华星光电技术有限公司 薄膜晶体管矩阵结构及液晶显示面板
US9105253B2 (en) 2011-06-17 2015-08-11 Shenzhen China Star Optoelectronics Technology Co., Ltd. Liquid crystal display device having a second scan line for turning on all second thin film transistors simultaneously
CN102332244A (zh) * 2011-06-17 2012-01-25 深圳市华星光电技术有限公司 液晶显示装置及其驱动方法
JP7169203B2 (ja) * 2019-01-16 2022-11-10 株式会社ジャパンディスプレイ 表示装置

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5359343A (en) 1992-01-27 1994-10-25 Nec Corporation Dynamic addressing display device and display system therewith
CN1365095A (zh) 2001-01-09 2002-08-21 精工爱普生株式会社 显示装置及其驱动方法,电光装置及其驱动方法
US20030142054A1 (en) 2002-01-31 2003-07-31 Norio Tada Flat-panel display device
US20030151582A1 (en) * 1998-08-04 2003-08-14 Ryo Ishii Electrooptic device and electronic equipment
US20030197673A1 (en) * 2002-03-12 2003-10-23 Kabushiki Kaisha Toshiba Liquid crystal display device
US20030227429A1 (en) 2002-06-06 2003-12-11 Fumikazu Shimoshikiryo Liquid crystal display
TW578125B (en) 2003-01-03 2004-03-01 Au Optronics Corp Method for reducing power consumption of an LCD panel in a standby mode
US7095391B2 (en) * 2000-12-20 2006-08-22 Samsung Electronics Co., Ltd. Low power LCD
US20080088552A1 (en) * 2006-10-11 2008-04-17 Epson Imaging Devices Corporation Display apparatus
US20080238850A1 (en) * 2007-03-26 2008-10-02 Seiko Epson Corporation Liquid crystal device, pixel circuit, active matrix substrate, and electronic apparatus
US7443371B2 (en) * 2003-06-20 2008-10-28 Seiko Epson Corporation Electro-optic apparatus, driving method for the same, and electronic appliance

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5359343A (en) 1992-01-27 1994-10-25 Nec Corporation Dynamic addressing display device and display system therewith
US20030151582A1 (en) * 1998-08-04 2003-08-14 Ryo Ishii Electrooptic device and electronic equipment
US7095391B2 (en) * 2000-12-20 2006-08-22 Samsung Electronics Co., Ltd. Low power LCD
CN1365095A (zh) 2001-01-09 2002-08-21 精工爱普生株式会社 显示装置及其驱动方法,电光装置及其驱动方法
US20020118153A1 (en) 2001-01-09 2002-08-29 Seiko Epson Corporation Display device, driving method therefor, electro-optical device, driving method therefor, and electronic apparatus
US7148870B2 (en) * 2002-01-31 2006-12-12 Kabushiki Kaisha Toshiba Flat-panel display device
CN1437183A (zh) 2002-01-31 2003-08-20 株式会社东芝 平面显示装置
US20030142054A1 (en) 2002-01-31 2003-07-31 Norio Tada Flat-panel display device
US20030197673A1 (en) * 2002-03-12 2003-10-23 Kabushiki Kaisha Toshiba Liquid crystal display device
US20030227429A1 (en) 2002-06-06 2003-12-11 Fumikazu Shimoshikiryo Liquid crystal display
CN1482593A (zh) 2002-06-06 2004-03-17 ������������ʽ���� 液晶显示装置
TW578125B (en) 2003-01-03 2004-03-01 Au Optronics Corp Method for reducing power consumption of an LCD panel in a standby mode
US6967649B2 (en) 2003-01-03 2005-11-22 Au Optronics Corp. Method for reducing power consumption of an LCD panel in a standby mode
US7443371B2 (en) * 2003-06-20 2008-10-28 Seiko Epson Corporation Electro-optic apparatus, driving method for the same, and electronic appliance
US20080088552A1 (en) * 2006-10-11 2008-04-17 Epson Imaging Devices Corporation Display apparatus
US20080238850A1 (en) * 2007-03-26 2008-10-02 Seiko Epson Corporation Liquid crystal device, pixel circuit, active matrix substrate, and electronic apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080088552A1 (en) * 2006-10-11 2008-04-17 Epson Imaging Devices Corporation Display apparatus
US8743093B2 (en) * 2006-10-11 2014-06-03 Japan Display West Inc. Display apparatus

Also Published As

Publication number Publication date
US20070139332A1 (en) 2007-06-21
CN1987979A (zh) 2007-06-27

Similar Documents

Publication Publication Date Title
US7800705B2 (en) Liquid crystal display having electrically floating thin film transistor within sub pixel unit
KR100481099B1 (ko) 표시 장치
US7471279B2 (en) Display circuit and display method
US7746309B2 (en) Driving circuit having static display units and liquid crystal display device using the same
KR100462133B1 (ko) 표시 장치
US7312638B2 (en) Scanning line driving circuit, display device, and electronic apparatus
US8169568B2 (en) Liquid crystal display device
US20050253778A1 (en) Method and system for driving dual display panels
US20060071893A1 (en) Source driver, electro-optic device, and electronic instrument
US8242997B2 (en) Liquid crystal display panel and liquid crystal display device having the same
US20080024408A1 (en) Systems for displaying images and driving method thereof
KR20040086836A (ko) 액티브 매트릭스 디스플레이 장치 및 그의 구동 방법
US8395573B2 (en) Liquid crystal display having sub-pixels provided with three different voltage levels
US20060152470A1 (en) Liquid crystal display device and method of driving the same
JP2012088737A (ja) 表示装置
US20070229431A1 (en) Display panel and method of driving display panel using inversion driving method
US7999782B2 (en) Panel display apparatus and method for driving display panel
EP1246159A2 (en) Active matrix display device with faster static memory circuit implemented at pixel level
JP4115099B2 (ja) 表示装置
KR100470843B1 (ko) 액티브 매트릭스형 표시 장치
JP3863729B2 (ja) 表示装置
US20070139335A1 (en) Liquid crystal display device having data memory units
JP2003177717A (ja) 表示装置
TWI426494B (zh) 主動矩陣式液晶顯示裝置及相關驅動方法
JP2004077742A (ja) 表示装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: INNOLUX DISPLAY CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, EDDY GIIING LII;CHEN, SZ-HSIAO;REEL/FRAME:018744/0935

Effective date: 20061214

Owner name: INNOLUX DISPLAY CORP.,TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, EDDY GIIING LII;CHEN, SZ-HSIAO;REEL/FRAME:018744/0935

Effective date: 20061214

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: INNOLUX CORPORATION, TAIWAN

Free format text: CHANGE OF NAME;ASSIGNOR:CHIMEI INNOLUX CORPORATION;REEL/FRAME:032672/0746

Effective date: 20121219

Owner name: CHIMEI INNOLUX CORPORATION, TAIWAN

Free format text: CHANGE OF NAME;ASSIGNOR:INNOLUX DISPLAY CORP.;REEL/FRAME:032672/0685

Effective date: 20100330

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552)

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12