US7483012B2 - LCD having integrated amorphous-silicon TFT row driver - Google Patents
LCD having integrated amorphous-silicon TFT row driver Download PDFInfo
- Publication number
- US7483012B2 US7483012B2 US10/746,031 US74603103A US7483012B2 US 7483012 B2 US7483012 B2 US 7483012B2 US 74603103 A US74603103 A US 74603103A US 7483012 B2 US7483012 B2 US 7483012B2
- Authority
- US
- United States
- Prior art keywords
- lcd
- shift register
- integrated
- silicon tft
- row driver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
Definitions
- the present invention relates to an LCD having an integrated amorphous-silicon TFT row driver, and more particularly to an LCD having an integrated amorphous-silicon TFT row driver, in which a drive IC is replaced with a shift register integrated in an LCD panel.
- a TFT-LCD includes a TFT, which is a switching device, a capacitor and an auxiliary capacitor, which are formed by liquid crystal filled between upper and lower electrodes, a gate electrode for managing on/off of the TFT, and an image signal electrode.
- a transistor is turned on when voltage is applied to a gate of the TFT forming pixels by means of external peripheral circuits so that image voltage can be applied to liquid crystal. After storing image information in liquid crystal by applying image voltage to liquid crystal, the transistor is turned off, so the charges stored in the liquid crystal capacitor and the auxiliary capacitor are preserved, thereby displaying an image for a predetermined time.
- voltage is applied to liquid crystal, alignment of liquid crystal varies. In this state, if light passes through liquid crystal, diffraction may occur. Accordingly, desired images can be obtained by passing diffracted light through a polarizing plate.
- the LCD uses a drive IC at a gate PCB so as to supply drive pulse to a gate line. Therefore, a pad section and a fan-out section are required in order to mount the drive IC, so that it is difficult to fabricate the LCD in a compact size. In addition, due to the drive IC, manufacturing cost and weight of the LCD are increased.
- FIGS. 1 and 2 a COF (chip on film) type LCD, in which a PCB is removed from the LCD panel through a COF process, or an LCD having an integrated amorphous-silicon TFT row driver, in which the drive IC is replaced with a drive circuit integrated in the LCD panel, have been proposed in order to fabricate the LCD in a compact size and to reduce manufacturing cost and weight of the LCD.
- a COF (chip on film) type LCD in which a PCB is removed from the LCD panel through a COF process, or an LCD having an integrated amorphous-silicon TFT row driver, in which the drive IC is replaced with a drive circuit integrated in the LCD panel, have been proposed in order to fabricate the LCD in a compact size and to reduce manufacturing cost and weight of the LCD.
- a shift register is necessarily required for shifting a phase of gate drive pulse in a gate line direction according to a clock period.
- the drive circuit includes four transistors and two capacitances.
- rope potential is stabilized by means of a reset terminal.
- an object of the present invention is to provide an LCD having an integrated amorphous-silicon TFT row driver, capable of solving a signal distortion problem by simultaneously performing a reset operation in both final terminal and previous terminal of a shift register.
- an LCD having an integrated amorphous-silicon TFT row driver, the LCD including at least one shift register integrated in an LCD panel, the LCD using a reset signal by shifting phase of gate drive pulse in a gate line direction according to a clock period, the LCD comprising: a 1-bit shift register having a dummy function formed at a final terminal of the shift register.
- an LCD having an integrated amorphous-silicon TFT row driver, the LCD including a shift register row integrated in an LCD panel, the LCD using a reset signal by shifting phase of gate drive pulse in a gate line direction according to a clock period, wherein an input signal of drive pulse is used as the reset signal of a shift register formed at a final terminal of the shift register row.
- FIG. 1 is a plan view showing a conventional COF type LCD panel
- FIG. 2 is a plan view showing a conventional LCD panel having an integrated amorphous-silicon TFT row driver
- FIG. 3 is a schematic view showing an LCD having an integrated amorphous-silicon TFT row driver according to one embodiment of the present invention
- FIGS. 4 a and 4 b are views showing an output waveform according to a reset operation at a final terminal of a shift register shown in FIG. 3 ;
- FIG. 5 is a schematic view showing an input signal used as a reset signal of a final terminal of a shift register row according to another embodiment of the present invention.
- FIG. 6 is a view showing an output waveform at the final terminal of the shift register row shown in FIG. 5 .
- FIG. 3 is a schematic view showing an LCD having an integrated amorphous-silicon TFT row driver according to one embodiment of the present invention.
- FIGS. 4 a and 4 b are views showing an output waveform according to a reset operation at a final terminal of a shift register shown in FIG. 3 .
- FIG. 5 is a schematic view showing an input signal used as a reset signal of a final terminal of a shift register row according to another embodiment of the present invention.
- FIG. 6 is a view showing an output waveform at the final terminal of the shift register row shown in FIG. 5 .
- the LCD having an integrated amorphous-silicon TFT row driver is achieved by further providing a 1-bit shift register 100 n having a dummy function at a final terminal of a shift resister circuit integrated in the LCD panel.
- an output B of the final shift register 100 n is simultaneously connected to a previous shift resister 100 n - 1 and a reset terminal A of the final shift register 100 n.
- the final shift register 100 n when drive pulse is supplied to a gate line, the final shift register 100 n resets the previous shift register 100 n - 1 while performing a reset operation thereof, so that a signal distortion caused by an absence of a reset signal can be prevented.
- a width of an output TFT creating an output of the final shift register 100 m is designed sufficiently larger than a width of a reset TFT, so that the final shift register performs the reset operation after applying the reset signal to the previous shifter register. It is understood from FIGS. 4 a and 4 b that the output waveform of FIG. 4 a , in which the reset signal is not applied to the final terminal, is different from the output waveform of FIG. 4 b , in which the reset signal is applied to the final terminal.
- FIG. 5 schematically shows a shift register circuit, in which the input signal is used as the reset signal of the final terminal of the shift register row according to another embodiment of the present invention.
- an input signal of drive pulse is used as a reset signal C of a shift register 200 n of a final terminal.
- a start input signal of an initial gate pulse is inputted as the reset signal of the final terminal so as to reset the final terminal, so that output signals of the whole shift register are not distorted even if the period is repeated (referred to FIG. 6 ).
- the period of the input signal must be two times of clock pulse.
- the LCD having the integrated amorphous-silicon TFT row driver according to the present invention has advantages as follows:
- the signal distortion can be prevented by adding the 1-bit shift register at the final terminal of the shift register circuit integrated in the LCD panel, so an additional reset wiring is not required, thereby fabricating the LCD panel in a compact size.
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Liquid Crystal Display Device Control (AREA)
- Shift Register Type Memory (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal (AREA)
Abstract
Description
Claims (1)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2002-88267 | 2002-12-31 | ||
KR1020020088267A KR100843383B1 (en) | 2002-12-31 | 2002-12-31 | LCD having integrated a-Si TFT row drive |
Publications (2)
Publication Number | Publication Date |
---|---|
US20040183770A1 US20040183770A1 (en) | 2004-09-23 |
US7483012B2 true US7483012B2 (en) | 2009-01-27 |
Family
ID=32822570
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/746,031 Active 2025-05-09 US7483012B2 (en) | 2002-12-31 | 2003-12-24 | LCD having integrated amorphous-silicon TFT row driver |
Country Status (5)
Country | Link |
---|---|
US (1) | US7483012B2 (en) |
JP (1) | JP2004212991A (en) |
KR (1) | KR100843383B1 (en) |
CN (1) | CN1519630A (en) |
TW (1) | TWI255437B (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100594317B1 (en) | 2005-01-28 | 2006-06-30 | 삼성전자주식회사 | A low power consumption shift register and operating method for the shift register |
JP2006309020A (en) * | 2005-04-28 | 2006-11-09 | Toshiba Microelectronics Corp | Scanning line drive circuit |
KR101245912B1 (en) * | 2006-06-28 | 2013-03-20 | 엘지디스플레이 주식회사 | Gate drive circuit of LCD |
TWI346320B (en) * | 2006-12-26 | 2011-08-01 | Au Optronics Corp | Gate driving circuit and driving method thereof |
CN101377595B (en) * | 2007-08-31 | 2010-06-09 | 北京京东方光电科技有限公司 | LCD device grid drive device |
JP5190281B2 (en) * | 2008-03-04 | 2013-04-24 | 株式会社ジャパンディスプレイイースト | Display device |
KR101272886B1 (en) | 2008-10-09 | 2013-06-11 | 주식회사 아나패스 | apparatus and method for transmitting data with clock information |
CN103745706B (en) * | 2013-12-31 | 2016-01-06 | 深圳市华星光电技术有限公司 | The array base palte horizontal drive circuit that three rank drive |
CN104078015B (en) * | 2014-06-18 | 2016-04-06 | 京东方科技集团股份有限公司 | Gate driver circuit, array base palte, display device and driving method |
CN104616618B (en) | 2015-03-09 | 2017-04-26 | 京东方科技集团股份有限公司 | Shifting register unit, shifting register, display panel and display device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5517542A (en) | 1995-03-06 | 1996-05-14 | Thomson Consumer Electronics, S.A. | Shift register with a transistor operating in a low duty cycle |
US5990857A (en) * | 1996-05-23 | 1999-11-23 | Sharp Kabushiki Kaisha | Shift register having a plurality of circuit blocks and image display apparatus using the shift register |
US6396560B1 (en) * | 1999-09-22 | 2002-05-28 | Sony Corporation | Method of producing liquid crystal display panel |
US6928135B2 (en) * | 2001-04-13 | 2005-08-09 | Kabushiki Kaisha Toshiba | Shift register for pulse-cut clock signal |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07181932A (en) * | 1993-12-22 | 1995-07-21 | Casio Comput Co Ltd | Display driving device |
JPH07248741A (en) * | 1994-03-09 | 1995-09-26 | New Japan Radio Co Ltd | Data shift circuit |
JP3361925B2 (en) * | 1995-03-24 | 2003-01-07 | シャープ株式会社 | Integrated circuit |
JPH0981086A (en) * | 1995-09-18 | 1997-03-28 | Sharp Corp | Driving circuit for display device |
JP3588020B2 (en) * | 1999-11-01 | 2004-11-10 | シャープ株式会社 | Shift register and image display device |
JP4506026B2 (en) * | 2000-05-31 | 2010-07-21 | カシオ計算機株式会社 | Shift register, display device, and image sensor |
JP2002091388A (en) * | 2000-09-13 | 2002-03-27 | Toshiba Corp | Liquid crystal display device |
JP4439761B2 (en) * | 2001-05-11 | 2010-03-24 | 株式会社半導体エネルギー研究所 | Liquid crystal display device, electronic equipment |
JP4593071B2 (en) * | 2002-03-26 | 2010-12-08 | シャープ株式会社 | Shift register and display device having the same |
-
2002
- 2002-12-31 KR KR1020020088267A patent/KR100843383B1/en active IP Right Grant
-
2003
- 2003-12-24 US US10/746,031 patent/US7483012B2/en active Active
- 2003-12-24 TW TW092136767A patent/TWI255437B/en not_active IP Right Cessation
- 2003-12-24 JP JP2003428459A patent/JP2004212991A/en active Pending
- 2003-12-31 CN CNA2003101247997A patent/CN1519630A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5517542A (en) | 1995-03-06 | 1996-05-14 | Thomson Consumer Electronics, S.A. | Shift register with a transistor operating in a low duty cycle |
CN1135625A (en) | 1995-03-06 | 1996-11-13 | 汤姆森多媒体公司 | Shift register when transistor works under low-space factor condition |
US5990857A (en) * | 1996-05-23 | 1999-11-23 | Sharp Kabushiki Kaisha | Shift register having a plurality of circuit blocks and image display apparatus using the shift register |
US6396560B1 (en) * | 1999-09-22 | 2002-05-28 | Sony Corporation | Method of producing liquid crystal display panel |
US6928135B2 (en) * | 2001-04-13 | 2005-08-09 | Kabushiki Kaisha Toshiba | Shift register for pulse-cut clock signal |
Non-Patent Citations (1)
Title |
---|
Chinese office action and English translation. |
Also Published As
Publication number | Publication date |
---|---|
KR20040061958A (en) | 2004-07-07 |
TWI255437B (en) | 2006-05-21 |
JP2004212991A (en) | 2004-07-29 |
TW200501026A (en) | 2005-01-01 |
KR100843383B1 (en) | 2008-07-03 |
US20040183770A1 (en) | 2004-09-23 |
CN1519630A (en) | 2004-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10147377B2 (en) | Display device | |
US9406272B2 (en) | Gate driving circuit having forward and reverse scan directions and display apparatus implementing the gate driving circuit | |
US8471981B2 (en) | Display apparatus and display set having the same | |
US7656004B2 (en) | Display device | |
US7023410B2 (en) | Liquid crystal display device | |
US9293093B2 (en) | Gate driver in which each stage thereof drives multiple gate lines and display apparatus having the same | |
US7310402B2 (en) | Gate line drivers for active matrix displays | |
KR101275248B1 (en) | Gate driver circuit and display apparatus having the same | |
US8144114B2 (en) | Liquid crystal display | |
US7505022B2 (en) | Shift register and display device | |
KR20070028744A (en) | Driving apparatus for display device and display device including the same | |
KR20030095854A (en) | Shift resister for driving amorphous-silicon thin film transistor gate and liquid crystal display device having the same | |
KR20070080440A (en) | Display substrate and display device having the same | |
US20060119560A1 (en) | Clock generating circuit and a display device having the same | |
KR102314447B1 (en) | Gate driving cicuit and display apparatus having them | |
JP2002072233A (en) | Liquid crystal display apparatus and portable terminal | |
US7483012B2 (en) | LCD having integrated amorphous-silicon TFT row driver | |
KR102525226B1 (en) | Gate driving circuit and display device comprising the gate driving circuit | |
US20060125743A1 (en) | LCD panel driving device and conductive pattern on LCD panel therefore | |
US8704746B2 (en) | Liquid crystal display having a voltage stabilization circuit and driving method thereof | |
KR100830903B1 (en) | Shift resister and liquid crystal display device having the same | |
KR20070094263A (en) | Liquid crystal display | |
KR20170044568A (en) | Gate driving circuit and display device having them | |
JPH11311804A (en) | Liquid crystal display device | |
KR100993825B1 (en) | Gate driver circuit and display apparatus having the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: BOE HYDIS TECHNOLOGY CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YOO, SE JONG;KIM, CHEON HONG;REEL/FRAME:014850/0519 Effective date: 20031210 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: HYDIS TECHNOLOGIES CO., LTD., KOREA, REPUBLIC OF Free format text: CHANGE OF NAME;ASSIGNOR:BOE HYDIS TECHNOLOGY CO., LTD.;REEL/FRAME:021991/0359 Effective date: 20080904 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAT HOLDER CLAIMS SMALL ENTITY STATUS, ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: LTOS); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2553); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 12 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PETITION RELATED TO MAINTENANCE FEES GRANTED (ORIGINAL EVENT CODE: PTGR); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE UNDER 1.28(C) (ORIGINAL EVENT CODE: M1559); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |