US7442318B2 - Method of making thermal print head - Google Patents

Method of making thermal print head Download PDF

Info

Publication number
US7442318B2
US7442318B2 US11/202,631 US20263105A US7442318B2 US 7442318 B2 US7442318 B2 US 7442318B2 US 20263105 A US20263105 A US 20263105A US 7442318 B2 US7442318 B2 US 7442318B2
Authority
US
United States
Prior art keywords
conductor layer
print head
manufacturing
substrate
thermal print
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US11/202,631
Other versions
US20060037189A1 (en
Inventor
Masaya Yamamoto
Shinobu Obata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Assigned to ROHM CO., LTD. reassignment ROHM CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OBATA, SHINOBU, YAMAMOTO, MASAYA
Publication of US20060037189A1 publication Critical patent/US20060037189A1/en
Application granted granted Critical
Publication of US7442318B2 publication Critical patent/US7442318B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B41PRINTING; LINING MACHINES; TYPEWRITERS; STAMPS
    • B41JTYPEWRITERS; SELECTIVE PRINTING MECHANISMS, i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME; CORRECTION OF TYPOGRAPHICAL ERRORS
    • B41J2/00Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed
    • B41J2/315Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material
    • B41J2/32Typewriters or selective printing mechanisms characterised by the printing or marking process for which they are designed characterised by selective application of heat to a heat sensitive printing or impression-transfer material using thermal heads
    • B41J2/335Structure of thermal heads
    • B41J2/3359Manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C17/00Apparatus or processes specially adapted for manufacturing resistors
    • H01C17/02Apparatus or processes specially adapted for manufacturing resistors adapted for manufacturing resistors with envelope or housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01CRESISTORS
    • H01C17/00Apparatus or processes specially adapted for manufacturing resistors
    • H01C17/06Apparatus or processes specially adapted for manufacturing resistors adapted for coating resistive material on a base
    • H01C17/065Apparatus or processes specially adapted for manufacturing resistors adapted for coating resistive material on a base by thick film techniques, e.g. serigraphy
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49082Resistor making

Definitions

  • the present invention relates to a method of manufacturing a thermal print head.
  • a method of manufacturing a thermal print head can be found in JP-A-2000-118024.
  • a glaze layer 92 is first formed on a substrate 91 , as shown in FIG. 13 of the present application. This is followed by formation of an electrode 93 and a resistor 94 on the glaze layer 92 . Finally a protection layer 95 constituted of glass is provided so as to cover the glaze layer 92 , the electrode 93 and the resistor 94 .
  • the glass protection layer 95 is formed after the formation of the electrode 93 (and the resistor 94 ). Therefore, the disconnected portion 93 a is filled with a portion of the protection layer 95 as shown in FIG. 13 .
  • the portion of the protection layer present in the disconnected portion is heated.
  • the filled disconnected portion i.e. the protection layer 95
  • FIG. 14 shows another repairing method of the disconnection of the electrode 93 .
  • the disconnected portion 93 a is repaired after the formation of the protection layer 95 .
  • This incurs a drop in production efficiency.
  • the method according to FIG. 13 may fail to restore sufficient conductivity.
  • another type of defect may be caused at the electrode 93 , including a short circuit of the electrode 93 with another conductor that is supposed to be insulated, for example.
  • a measure has to be also taken against such undue conduction, in order to improve the yield of the product.
  • the present invention has been conceived in view of the foregoing situation. Accordingly, it is an object of the present invention to provide a method of manufacturing a thermal print head, which allows performing efficient processing against the emergence of malfunctions in the electrode including disconnection and short circuit.
  • processing herein includes detection, repair work and so forth of the disconnection or short circuit in the electrode.
  • the present invention provides a method of manufacturing a thermal print head comprising: a conductor layer formation step for forming on a substrate a single conductor layer that includes a first measurement point and a second measurement point; a first measurement step for measuring electrical resistance between the first measurement point and the second measurement point in the conductor layer; a conductor layer splitting step for removing a predetermined portion of the conductor layer, to form a first electrode including the first measurement point and a second electrode including the second measurement point; and a second measurement step for measuring electrical resistance between the first electrode and the second electrode.
  • the first measurement step is performed prior to splitting the conductor layer into the first electrode and the second electrode, i.e. prior to the formation of the resistor. This facilitates detecting presence of a disconnected portion in the conductor layer.
  • the second measurement step is also performed prior to the formation of the resistor. This allows effectively detecting undue conduction between the first electrode and the second electrode.
  • the method of manufacturing according to the present invention may further comprise the step of forming, when a disconnected portion is detected in the conductor layer during the first measurement step, a repairing conductor on the disconnected portion, prior to the conductor layer splitting step.
  • the conductor layer may be made of gold.
  • the method of manufacturing according to the present invention may further comprise the step of forming a resistor that bridges over the first electrode and the second electrode, after the second measurement step.
  • the method of manufacturing according to the present invention may further comprise an insulation step for electrically isolating the first electrode and the second electrode prior to the step of forming the resistor when the first electrode and the second electrode are found to be electrically connected in the second measurement step.
  • the connecting portion via which the first electrode and the second electrode are connected to each other is removed.
  • the method of manufacturing according to the present invention may further comprise the step of forming a glass layer covering at least a part of the second electrode, prior to the resistor formation step.
  • the formation of the glass layer may be performed by a thick film printing method.
  • the method of manufacturing according to the present invention may further comprise the step of forming a protection layer covering an entirety of the resistor and a part of the glass layer.
  • the conductor layer formation step, the first measurement step, the conductor layer splitting step and the second measurement step may be respectively performed at least on each of a first substrate and a second substrate.
  • the method of manufacturing according to the present invention may further comprise the steps of: forming a resistor that bridges over the first electrode and the second electrode on the respective substrates; and forming a glass layer covering at least a part of the second electrode on the respective substrates.
  • the respective substrates include an upper surface and a lower surface opposite to the upper surface.
  • the conductor layer, the resistor and the glass layer may be formed on this upper surface.
  • the method of manufacturing according to the present invention may further comprise the step of forming the protection layer covering the resistor on the respective substrates.
  • the forming of the protection layer may be performed while the glass layer on the first substrate is held in contact with the lower surface of the second substrate. Further, in this contact state, the first substrate is disposed offset relative to the second substrate so that the resistor on the first substrate is not hidden by the second substrate. It should be noted here that the expression of “not hidden” means that the resistor is not located between the first substrate and the second substrate. Such arrangement facilitates forming the protection layer that covers the resistor, free from the interference by the second substrate.
  • FIG. 1 is a fragmentary plan view showing a thermal print head fabricated by the method of manufacturing according to the present invention
  • FIG. 2 is a cross-sectional view taken along the line II-II of FIG. 1 ;
  • FIG. 3 is a fragmentary plan view for explaining a manufacturing process of the thermal print head according to the present invention.
  • FIG. 4 is a fragmentary plan view showing a disconnection in a conductor layer
  • FIG. 5 is a fragmentary plan view for explaining a repair method of the disconnection
  • FIG. 6 is a fragmentary plan view showing the conductor layer split into a common electrode and individual electrodes
  • FIG. 7 is a fragmentary plan view showing a bridge in the conductor layer
  • FIG. 8 is a fragmentary plan view for explaining a manufacturing process of a glass spacer
  • FIG. 9 is a cross-sectional view taken along the line IX-IX of FIG. 8 ;
  • FIG. 10 is a cross-sectional view for explaining a manufacturing process of a resistor between the common electrode and the individual electrodes;
  • FIG. 11 is a cross-sectional view for explaining a manufacturing process of the thermal print head according to the present invention, wherein a plurality of substrates is placed on a processing table so as to partially overlap one another;
  • FIG. 12 is a cross-sectional view for explaining a process of integrally forming a protection layer for the plurality of substrates
  • FIG. 13 is a cross-sectional view for explaining a manufacturing process of a thermal print head according to a conventional technique.
  • FIG. 14 is a cross-sectional view for explaining a conventional repair method of a disconnection.
  • FIGS. 1 and 2 illustrate an example of a thermal print head fabricated by the method of manufacturing according to the present invention.
  • the thermal print head shown therein includes a substrate 1 , a glaze layer 2 , a common electrode 31 A, a plurality of individual electrodes 31 B, a plurality of resistors 4 , a protection layer 5 (not shown in FIG. 1 ), and a glass spacer 6 .
  • the thermal print head serves to print a desired image on a thermal paper (not shown) which relatively moves in a secondary scanning direction Y.
  • a driver IC selectively supplies a current to the resistor 4 via an individual electrode 31 B, according to printing data. This causes the selected resistor 4 to heat up, so that a dot is printed on the thermal paper.
  • the substrate 1 is an insulating plate of a rectangular shape in a plan view, constituted of an alumina ceramic for example.
  • the glaze layer 2 is provided on the substrate 1 .
  • the glaze layer 2 includes a ridge portion extending longitudinally of the substrate 1 (main scanning direction X).
  • the glaze layer 2 may be formed through applying a glass paste to the substrate 1 by a thick film printing method, and baking the applied paste. During the baking process, the glass component in the paste flows. Accordingly, the upper surface of the ridge portion presents a smooth arcuate shape in a cross-sectional view (Ref. FIG. 2 ).
  • the common electrode 31 A and the plurality of individual electrodes 31 B are provided on the glaze layer 2 .
  • the common electrode 31 A and the individual electrodes 31 B are both made of gold (hereinafter, Au).
  • the electrodes 31 A and 31 B may be formed through the following steps. Au resinate is first applied to the glaze layer 2 by a thick film printing method. Then the Au resinate applied is baked so as to form an Au layer in a predetermined thickness. On the upper surface of the Au layer, a resist layer is formed in a predetermined pattern delineated by photolithography. Finally an etching process is performed on the Au layer utilizing the resist layer as a mask, thus to form the electrodes 31 A and 31 B.
  • the common electrode 31 A includes a first strip portion 31 Ab, a second strip portion 31 Ac, and a plurality of extensions 31 Aa.
  • the first strip portion 31 Ab extends in the main scanning direction X, along a region close to a longitudinal side (the upper longitudinal side in FIG. 1 ) of the substrate 1 .
  • the second strip portion 31 Ac extends in the secondary scanning direction Y from an end portion (the left end portion in FIG. 1 ) of the first strip portion 31 Ab.
  • the plurality of extensions 31 Aa respectively projects from the first strip portion 31 Ab in the secondary scanning direction Y, on the right hand side of the second strip portion 31 Ac (that is, closer to the central portion of the first strip portion 31 Ab).
  • the extensions 31 Aa are aligned in the main scanning direction X, at regular intervals among one another.
  • the strip portion 31 Ac includes a first end portion 30 A.
  • the individual electrodes 31 B respectively include a strip portion 31 Ba and a second end portion 30 B.
  • the strip portion 31 Ba extends in the secondary scanning direction Y, and has a certain width (a size measured in the main scanning direction X).
  • the second end portion 30 B is wider than the strip portion 31 Ba.
  • the upper end of each strip portion 31 Ba is disposed so as to oppose a corresponding one of the extensions 31 Aa in the secondary scanning direction Y, with a predetermined spacing therebetween.
  • the first end portion 30 A and the second end portion 30 B are electrically connected to the driver IC (not shown) via a bonding wire W ( FIG. 2 ).
  • a resin sealing material M is provided on the substrate 1 .
  • the plurality of resistor 4 is respectively disposed so as to bridge over the extension 31 Aa and the individual electrodes 31 B, more specifically the strip portion 31 Ba thereof. As shown in FIG. 1 , the resistors 4 are aligned in a row in the main scanning direction X, with spacing among one another.
  • the resistor 4 may be constituted of a thin film of TaSiO 2 , formed by CVD or sputtering.
  • the protection layer 5 is provided so as to cover the resistors 4 , the common electrode 31 A and the individual electrodes 31 B.
  • the protection layer 5 may be constituted of Si 3 N 4 , formed by CVD or sputtering.
  • the glass spacer 6 is disposed so as to intersect and cover the strip portions 31 Ba of the individual electrodes 31 B.
  • the spacer 6 is formed by thick film printing of the glass paste and baking the glass paste.
  • the spacer 6 is utilized to properly overlay a plurality of substrates 1 when forming the protection layer 5 , as will be described below.
  • FIGS. 3 through 12 the method of manufacturing the thermal print head according to the present invention will be described hereunder.
  • the substrate 1 is provided, on the upper surface of which the glaze layer 2 and the conductor layer 3 are formed.
  • the Au resinate is applied all over the upper surface of the substrate 1 by thick film printing. Then the Au resinate thus applied is baked together with the substrate 1 , so that a thick film of Au is formed.
  • the Au thick film is subjected to an etching process (with a mask photolithographically prepared), to form the conductor layer 3 in a predetermined pattern.
  • the patterning in this process includes forming the strip portion 3 a (extending in the main scanning direction X), the extensions 3 b (extending in the secondary scanning direction Y from the strip portion 3 a ), and the strip portion 3 c (extending in the secondary scanning direction Y from an end portion of the strip portion 3 a ).
  • the end portion of the strip portion 3 c corresponds to the first end portion 30 A
  • the end portions of the extensions 3 b correspond to the second end portions 30 B.
  • the electrical resistance between the first end portion 30 A and each of the second end portions 30 B is measured.
  • an electrical resistance meter (not shown) with a pair of probes is employed. Specifically, one of the pair of probes is made to contact the first end portion (the first measurement point) 30 A, and the other probe is made to contact the second end portion (the second measurement point) 30 B. With the probes thus arranged, the electrical resistance between the probes is measured.
  • the first end portion 30 A and the second end portions 30 B are included in the conductor layer 3 .
  • the resistance measured should be significantly lower (substantially zero) than, for example, the electrical resistance of the resistor 4 shown in FIG. 1 .
  • the first measurement point corresponds to the end portion of the strip portion 3 c and the second measurement point corresponds to the end portion of each extension 3 b in this embodiment, the present invention is not limited to such measurement method.
  • the first measurement point or the second measurement point may be set at a different point of a predetermined conductive element as need be, without limitation to the end portion of the conductive element.
  • the electrical resistance between the first end portion 30 A and any of the second end portion 30 B is much higher than zero (higher than a predetermined reference value)
  • the location of the disconnected portion 3 d is first identified, after which the Au resinate is applied so as to cover the disconnected portion 3 d as shown in FIG. 5 , and the Au resinate is baked thus to form a repairing conductor 3 ′.
  • the conductor 3 ′ serves to repair the disconnected portion 3 d , to thereby restore the proper conductivity of the conductor layer 3 .
  • the formation of the conductor 3 ′ is performed each time an additional disconnected portion is detected.
  • the state that the measured resistance is higher than the predetermined reference value will be herein defined as “the resistance value is substantially infinite”.
  • the conductor layer 3 is split into the common electrode 31 A and a plurality of individual electrodes 31 B.
  • an etching process is performed in combination with photolithography so as to remove a portion of the respective strip portions 3 b of the conductor layer 3 shown in FIG. 3 .
  • the conductor layer 3 is split into the common electrode 31 A that includes the first end portion 30 A, and the individual electrodes 31 B that respectively include the second end portion 30 B, as shown in FIG. 6 .
  • the electrical resistance between the common electrode 31 A and each of the individual electrodes 31 B is measured (the second resistance measurement step).
  • a similar electrical resistance meter to that used in the first measurement step is employed. Specifically, a first probe is made to contact the first end portion 30 A of the common electrode 31 A, and the second probe is made to contact the second end portion 30 B of the respective individual electrodes 31 B, so that the electrical resistance between the probes is measured.
  • the common electrode 31 A and the individual electrodes 31 B are supposed to be separated. Accordingly, the resistance value obtained in the second resistance measurement step should normally be substantially infinite.
  • the electrical resistance between the common electrode 31 A and any of the individual electrodes 31 B is not substantially infinite, it is probable that a bridge 3 e is present between the common electrode 31 A and the individual electrode 31 B in question, as shown in FIG. 7 .
  • the location of the bridge 3 e is first identified, after which the bridge 3 e is mechanically cut away.
  • the common electrode 31 A and the individual electrode 31 B in question are properly insulated. Such removal is performed each time an undue conduction is detected.
  • the glass spacer 6 is formed as shown in FIG. 8 . Specifically, a thick film of the glass paste is formed by thick film printing, so as to intersect the individual electrodes 31 B. The glass paste thick film is baked together with the substrate 1 , to thereby form the spacer 6 . As is apparent from FIG. 9 , the spacer 6 thus formed is thicker than the common electrode 31 A and the individual electrodes 31 B.
  • the formation of the spacer 6 is followed by formation of the plurality of resistors 4 as shown in FIG. 10 .
  • the resistors 4 may be constituted of TaSiO 2 , formed by CVD or sputtering.
  • the resistors 4 respectively bridge between each extension 31 Aa of the common electrode 31 A and the strip portion 31 Ba of the opposing individual electrode 31 B.
  • the protection layer 5 is formed on the substrate 1 .
  • a plurality of substrates 1 is first placed on a stair-shaped processing table S (indicated by the double-dashed chain line), such that the substrates 1 partially overlap one another. Under such state, two substrates 1 adjacent to each other are separated via the spacer 6 .
  • the spacer 6 provided on the lower-level substrate 1 of the two adjacent substrates is in contact with the lower surface of the upper-level substrate 1 .
  • the two adjacent substrates 1 are thus separated from each other with a predetermined spacing therebetween.
  • the two substrates 1 are relatively shifted along an extension of the short side of each substrate (in the direction Y in FIG. 1 ). Therefore, the resistor 4 formed on the lower-level substrate 1 is exposed, without being covered with the upper-level substrate 1 .
  • the protection layer 5 is formed on the respective substrates 1 at a time.
  • the protection layer 5 may be constituted of Si 3 N 4 , formed by CVD or sputtering.
  • the protection layer 5 covers the resistors 4 , the extensions 31 Aa and strip portion 31 Ab of the common electrode, the end portion of the strip portion 31 Ba of the respective individual electrodes and so forth.
  • the protection layer 5 also covers a part of the spacer 6 .
  • the first end portion 30 A of the common electrode 31 A and the second end portion 30 B of the individual electrodes 31 B are connected to the driver IC (not shown) via the wire W.
  • the wire connection enables the driver IC to apply current to the resistors 4 via the respective individual electrodes 31 B.
  • the sealing material M is applied so as to cover the wire W, the first and the second end portions 30 A, 30 B.
  • a resin molding method may be employed.
  • the thermal print head shown in FIGS. 1 and 2 is manufactured.
  • the first resistance measurement step is performed prior to splitting the conductor layer 3 (Ref. FIG. 3 ) into the common electrode and the individual electrodes. If the resistance measured in this step is substantially zero, the conductor layer 3 can be considered to have been properly formed. On the other hand, if the measured resistance is “substantially infinite”, it is probable that a defect such as a disconnected portion 3 d shown in FIG. 4 is present in the conductor layer 3 .
  • the distinction (“zero-infinite distinction”) of the measured resistance between two clearly different values (“substantially zero” and “substantially infinite”) leads to detection of a defect in the conductor layer 3 , which can be easily executed.
  • the repair work of a disconnected portion 3 d can be easily performed, by baking the applied Au resinate to thereby form the repairing conductor 3 ′ ( FIG. 5 ).
  • the repair work of a disconnected portion 3 d is performed prior to the formation of the resistors 4 ( FIG. 5 ).
  • Such arrangement eliminates the likelihood of undue oxidation of the resistor 4 because of the repair work.
  • the protection layer 5 has not yet been formed. Therefore, the repair work can be easily and efficiently performed, free from the interference by the protection layer 5 .
  • Still another advantage is that, since the conductor layer 3 is constituted of Au, the conductor layer 3 is scarcely oxidized during the formation of the conductor 3 ′.
  • the conductor layer 3 may be constituted of another material than Au. In this case, it is preferable that such another material is selected from conductive materials having similar heat resistance and oxidation resistance to those of Au, so as to prevent undue oxidation of the conductor layer 3 .
  • the second resistance measurement step is performed under a state that the common electrode 31 A and the individual electrodes 31 B have been formed but the resistors 4 have not yet been formed, as shown in FIG. 6 . Accordingly, the distinction between zero and infinity can also be applied to the electrical resistance measured in the second resistance measurement step, for detection of a defect such as the bridge 3 e shown in FIG. 7 . Specifically, if the resistance between the common electrode 31 A and one of the individual electrodes 31 B is substantially infinite, it can be considered that the bridge 3 e is not present. In contrast, if the measured resistance is substantially zero, the bridge 3 e is considered to be present. In the case where the second resistance measurement step is performed after the formation of the resistors 4 ( FIG. 1 ), unlike the method of manufacturing according to the present invention, it is difficult to distinguish whether the measured resistance value represents the resistance of the resistor 4 alone, or the resistance including the bridge 3 e.
  • the bridge 3 e can be removed by an appropriate method, such as a mechanical or chemical processing. At this stage the protection layer 5 is not present yet. Therefore, the bridge 3 e can be easily removed, free from the interference by the protection layer 5 .
  • the protection layer 5 can be formed at a time on a plurality of substrates 1 partially overlapping one another. In this process, the substrates 1 adjacent to each other are separated by the spacer 6 .
  • Such arrangement eliminates the likelihood that the common electrode 31 A or the individual electrodes 31 B formed on the lower-level substrate 1 are damaged by the lower surface of the upper-level substrate 1 .
  • the spacer 6 extends in the main scanning direction X (Ref. FIG. 1 ), thus covering all of the plurality of individual electrodes 31 B. Such structure can effectively protect the individual electrodes 31 B.
  • the spacer 6 is formed (i.e. the applied glass paste is baked) prior to the formation of the resistors 4 . Therefore, there is no likelihood that the resistors 4 are unduly oxidized during the formation of the spacer 6 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electronic Switches (AREA)

Abstract

A method of manufacturing a thermal print head includes a conductor layer formation step, a first measurement step, a conductor layer splitting step and a second measurement step. In the conductor layer formation step, a single conductor layer including first and second measurement points is formed on a substrate. In the first measurement step, the electrical resistance is measured in the conductor layer, between the first and the second measurement points. In the conductor layer splitting step, a predetermined portion of the conductor layer is removed, so that a first electrode including the first measurement point and a second electrode including the second measurement point are formed. In the second measurement step, the resistance between the first and the second electrodes is measured. If the conductor layer has a disconnected portion in the first measurement step, a repairing conductor is formed on the disconnected portion.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of manufacturing a thermal print head.
2. Description of the Related Art
A method of manufacturing a thermal print head can be found in JP-A-2000-118024. According to this document, a glaze layer 92 is first formed on a substrate 91, as shown in FIG. 13 of the present application. This is followed by formation of an electrode 93 and a resistor 94 on the glaze layer 92. Finally a protection layer 95 constituted of glass is provided so as to cover the glaze layer 92, the electrode 93 and the resistor 94.
Upon formation of the protection layer 95, conductivity of the electrode 93 is inspected. When the electrode 93 is disconnected as pointed by numeral 93 a in FIG. 13, the disconnected portion is repaired as follows.
As already stated, the glass protection layer 95 is formed after the formation of the electrode 93 (and the resistor 94). Therefore, the disconnected portion 93 a is filled with a portion of the protection layer 95 as shown in FIG. 13. For repairing the disconnected portion, the portion of the protection layer present in the disconnected portion is heated. To be more detailed, the filled disconnected portion (i.e. the protection layer 95) contains an oxide of a conductive material. Heating the oxide for deoxidization turns the protection layer in the disconnected portion into a conductor, thereby restoring the conductivity of the disconnected portion of the electrode 93.
FIG. 14 shows another repairing method of the disconnection of the electrode 93. Once the electrode 93 proves to have the disconnected portion 93 a, the portion of the protection layer 95 present in the disconnected portion 93 a and in the proximity thereof is removed. Then the disconnected portion 93 a is filled with a conductor 93 b.
In either of the repairing methods, the disconnected portion 93 a is repaired after the formation of the protection layer 95. This incurs a drop in production efficiency. Besides, the method according to FIG. 13 (heating of the protection layer 95) may fail to restore sufficient conductivity. Further, another type of defect may be caused at the electrode 93, including a short circuit of the electrode 93 with another conductor that is supposed to be insulated, for example. A measure has to be also taken against such undue conduction, in order to improve the yield of the product.
SUMMARY OF THE INVENTION
The present invention has been conceived in view of the foregoing situation. Accordingly, it is an object of the present invention to provide a method of manufacturing a thermal print head, which allows performing efficient processing against the emergence of malfunctions in the electrode including disconnection and short circuit. The term “processing” herein includes detection, repair work and so forth of the disconnection or short circuit in the electrode.
The present invention provides a method of manufacturing a thermal print head comprising: a conductor layer formation step for forming on a substrate a single conductor layer that includes a first measurement point and a second measurement point; a first measurement step for measuring electrical resistance between the first measurement point and the second measurement point in the conductor layer; a conductor layer splitting step for removing a predetermined portion of the conductor layer, to form a first electrode including the first measurement point and a second electrode including the second measurement point; and a second measurement step for measuring electrical resistance between the first electrode and the second electrode.
According to the above method of manufacturing, the first measurement step is performed prior to splitting the conductor layer into the first electrode and the second electrode, i.e. prior to the formation of the resistor. This facilitates detecting presence of a disconnected portion in the conductor layer. Besides, the second measurement step is also performed prior to the formation of the resistor. This allows effectively detecting undue conduction between the first electrode and the second electrode.
Preferably, the method of manufacturing according to the present invention may further comprise the step of forming, when a disconnected portion is detected in the conductor layer during the first measurement step, a repairing conductor on the disconnected portion, prior to the conductor layer splitting step.
Preferably, the conductor layer may be made of gold.
Preferably, the method of manufacturing according to the present invention may further comprise the step of forming a resistor that bridges over the first electrode and the second electrode, after the second measurement step.
Preferably, the method of manufacturing according to the present invention may further comprise an insulation step for electrically isolating the first electrode and the second electrode prior to the step of forming the resistor when the first electrode and the second electrode are found to be electrically connected in the second measurement step.
In the insulation step, the connecting portion via which the first electrode and the second electrode are connected to each other is removed.
Preferably, the method of manufacturing according to the present invention may further comprise the step of forming a glass layer covering at least a part of the second electrode, prior to the resistor formation step. The formation of the glass layer may be performed by a thick film printing method.
Preferably, the method of manufacturing according to the present invention may further comprise the step of forming a protection layer covering an entirety of the resistor and a part of the glass layer.
According to the present invention, the conductor layer formation step, the first measurement step, the conductor layer splitting step and the second measurement step may be respectively performed at least on each of a first substrate and a second substrate.
Preferably, the method of manufacturing according to the present invention may further comprise the steps of: forming a resistor that bridges over the first electrode and the second electrode on the respective substrates; and forming a glass layer covering at least a part of the second electrode on the respective substrates.
The respective substrates include an upper surface and a lower surface opposite to the upper surface. The conductor layer, the resistor and the glass layer may be formed on this upper surface.
Preferably, the method of manufacturing according to the present invention may further comprise the step of forming the protection layer covering the resistor on the respective substrates. The forming of the protection layer may be performed while the glass layer on the first substrate is held in contact with the lower surface of the second substrate. Further, in this contact state, the first substrate is disposed offset relative to the second substrate so that the resistor on the first substrate is not hidden by the second substrate. It should be noted here that the expression of “not hidden” means that the resistor is not located between the first substrate and the second substrate. Such arrangement facilitates forming the protection layer that covers the resistor, free from the interference by the second substrate.
The above and other features and advantages of the present invention will become more apparent through the following detailed description given with reference to the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a fragmentary plan view showing a thermal print head fabricated by the method of manufacturing according to the present invention;
FIG. 2 is a cross-sectional view taken along the line II-II of FIG. 1;
FIG. 3 is a fragmentary plan view for explaining a manufacturing process of the thermal print head according to the present invention;
FIG. 4 is a fragmentary plan view showing a disconnection in a conductor layer;
FIG. 5 is a fragmentary plan view for explaining a repair method of the disconnection;
FIG. 6 is a fragmentary plan view showing the conductor layer split into a common electrode and individual electrodes;
FIG. 7 is a fragmentary plan view showing a bridge in the conductor layer;
FIG. 8 is a fragmentary plan view for explaining a manufacturing process of a glass spacer;
FIG. 9 is a cross-sectional view taken along the line IX-IX of FIG. 8;
FIG. 10 is a cross-sectional view for explaining a manufacturing process of a resistor between the common electrode and the individual electrodes;
FIG. 11 is a cross-sectional view for explaining a manufacturing process of the thermal print head according to the present invention, wherein a plurality of substrates is placed on a processing table so as to partially overlap one another;
FIG. 12 is a cross-sectional view for explaining a process of integrally forming a protection layer for the plurality of substrates;
FIG. 13 is a cross-sectional view for explaining a manufacturing process of a thermal print head according to a conventional technique; and
FIG. 14 is a cross-sectional view for explaining a conventional repair method of a disconnection.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
Hereafter, a preferred embodiment of the present invention will be described in details, referring to the accompanying drawings.
FIGS. 1 and 2 illustrate an example of a thermal print head fabricated by the method of manufacturing according to the present invention. The thermal print head shown therein includes a substrate 1, a glaze layer 2, a common electrode 31A, a plurality of individual electrodes 31B, a plurality of resistors 4, a protection layer 5 (not shown in FIG. 1), and a glass spacer 6. The thermal print head serves to print a desired image on a thermal paper (not shown) which relatively moves in a secondary scanning direction Y. To be more detailed, a driver IC (not shown) selectively supplies a current to the resistor 4 via an individual electrode 31B, according to printing data. This causes the selected resistor 4 to heat up, so that a dot is printed on the thermal paper.
The substrate 1 is an insulating plate of a rectangular shape in a plan view, constituted of an alumina ceramic for example. On the substrate 1, the glaze layer 2 is provided. The glaze layer 2 includes a ridge portion extending longitudinally of the substrate 1 (main scanning direction X). The glaze layer 2 may be formed through applying a glass paste to the substrate 1 by a thick film printing method, and baking the applied paste. During the baking process, the glass component in the paste flows. Accordingly, the upper surface of the ridge portion presents a smooth arcuate shape in a cross-sectional view (Ref. FIG. 2).
On the glaze layer 2, the common electrode 31A and the plurality of individual electrodes 31B are provided. The common electrode 31A and the individual electrodes 31B are both made of gold (hereinafter, Au). The electrodes 31A and 31B may be formed through the following steps. Au resinate is first applied to the glaze layer 2 by a thick film printing method. Then the Au resinate applied is baked so as to form an Au layer in a predetermined thickness. On the upper surface of the Au layer, a resist layer is formed in a predetermined pattern delineated by photolithography. Finally an etching process is performed on the Au layer utilizing the resist layer as a mask, thus to form the electrodes 31A and 31B.
As shown in FIG. 1, the common electrode 31A includes a first strip portion 31Ab, a second strip portion 31Ac, and a plurality of extensions 31Aa. The first strip portion 31Ab extends in the main scanning direction X, along a region close to a longitudinal side (the upper longitudinal side in FIG. 1) of the substrate 1. The second strip portion 31Ac extends in the secondary scanning direction Y from an end portion (the left end portion in FIG. 1) of the first strip portion 31Ab. The plurality of extensions 31Aa respectively projects from the first strip portion 31Ab in the secondary scanning direction Y, on the right hand side of the second strip portion 31Ac (that is, closer to the central portion of the first strip portion 31Ab). The extensions 31Aa are aligned in the main scanning direction X, at regular intervals among one another.
The strip portion 31Ac includes a first end portion 30A. The individual electrodes 31B respectively include a strip portion 31Ba and a second end portion 30B. The strip portion 31Ba extends in the secondary scanning direction Y, and has a certain width (a size measured in the main scanning direction X). The second end portion 30B is wider than the strip portion 31Ba. The upper end of each strip portion 31Ba is disposed so as to oppose a corresponding one of the extensions 31Aa in the secondary scanning direction Y, with a predetermined spacing therebetween.
The first end portion 30A and the second end portion 30B are electrically connected to the driver IC (not shown) via a bonding wire W (FIG. 2). For protecting the bonding wire W (and other elements), a resin sealing material M is provided on the substrate 1.
The plurality of resistor 4 is respectively disposed so as to bridge over the extension 31Aa and the individual electrodes 31B, more specifically the strip portion 31Ba thereof. As shown in FIG. 1, the resistors 4 are aligned in a row in the main scanning direction X, with spacing among one another. The resistor 4 may be constituted of a thin film of TaSiO2, formed by CVD or sputtering.
The protection layer 5 is provided so as to cover the resistors 4, the common electrode 31A and the individual electrodes 31B. The protection layer 5 may be constituted of Si3N4, formed by CVD or sputtering.
The glass spacer 6 is disposed so as to intersect and cover the strip portions 31Ba of the individual electrodes 31B. The spacer 6 is formed by thick film printing of the glass paste and baking the glass paste. The spacer 6 is utilized to properly overlay a plurality of substrates 1 when forming the protection layer 5, as will be described below.
Now referring to FIGS. 3 through 12, the method of manufacturing the thermal print head according to the present invention will be described hereunder.
Referring first to FIG. 3, the substrate 1 is provided, on the upper surface of which the glaze layer 2 and the conductor layer 3 are formed. To form the conductor layer 3, the Au resinate is applied all over the upper surface of the substrate 1 by thick film printing. Then the Au resinate thus applied is baked together with the substrate 1, so that a thick film of Au is formed. The Au thick film is subjected to an etching process (with a mask photolithographically prepared), to form the conductor layer 3 in a predetermined pattern. The patterning in this process includes forming the strip portion 3 a (extending in the main scanning direction X), the extensions 3 b (extending in the secondary scanning direction Y from the strip portion 3 a), and the strip portion 3 c (extending in the secondary scanning direction Y from an end portion of the strip portion 3 a). The end portion of the strip portion 3 c corresponds to the first end portion 30A, and the end portions of the extensions 3 b correspond to the second end portions 30B.
After the formation of the conductor layer 3, the electrical resistance between the first end portion 30A and each of the second end portions 30B is measured. In this step (the first resistance measurement step), an electrical resistance meter (not shown) with a pair of probes is employed. Specifically, one of the pair of probes is made to contact the first end portion (the first measurement point) 30A, and the other probe is made to contact the second end portion (the second measurement point) 30B. With the probes thus arranged, the electrical resistance between the probes is measured. At the stage of performing the first resistance measurement step, the first end portion 30A and the second end portions 30B are included in the conductor layer 3. Accordingly, provided that the conductor layer 3 has been properly formed, the resistance measured should be significantly lower (substantially zero) than, for example, the electrical resistance of the resistor 4 shown in FIG. 1. Here, although the first measurement point corresponds to the end portion of the strip portion 3 c and the second measurement point corresponds to the end portion of each extension 3 b in this embodiment, the present invention is not limited to such measurement method. The first measurement point or the second measurement point may be set at a different point of a predetermined conductive element as need be, without limitation to the end portion of the conductive element.
If the electrical resistance between the first end portion 30A and any of the second end portion 30B is much higher than zero (higher than a predetermined reference value), it is probable that a disconnected portion 3 d is present in the conductor layer 3 between the first end portion 30A and the second end portion 30B in question, as the example shown in FIG. 4. In this case, the location of the disconnected portion 3 d is first identified, after which the Au resinate is applied so as to cover the disconnected portion 3 d as shown in FIG. 5, and the Au resinate is baked thus to form a repairing conductor 3′. The conductor 3′ serves to repair the disconnected portion 3 d, to thereby restore the proper conductivity of the conductor layer 3. The formation of the conductor 3′ is performed each time an additional disconnected portion is detected. The state that the measured resistance is higher than the predetermined reference value will be herein defined as “the resistance value is substantially infinite”.
Referring then to FIG. 6, the conductor layer 3 is split into the common electrode 31A and a plurality of individual electrodes 31B. To be more detailed, an etching process is performed in combination with photolithography so as to remove a portion of the respective strip portions 3 b of the conductor layer 3 shown in FIG. 3. As a result, the conductor layer 3 is split into the common electrode 31A that includes the first end portion 30A, and the individual electrodes 31B that respectively include the second end portion 30B, as shown in FIG. 6.
After the formation of the common electrode 31A and the individual electrodes 31B, the electrical resistance between the common electrode 31A and each of the individual electrodes 31B is measured (the second resistance measurement step). In this step, a similar electrical resistance meter to that used in the first measurement step is employed. Specifically, a first probe is made to contact the first end portion 30A of the common electrode 31A, and the second probe is made to contact the second end portion 30B of the respective individual electrodes 31B, so that the electrical resistance between the probes is measured. At the stage of performing the second resistance measurement step, the common electrode 31A and the individual electrodes 31B are supposed to be separated. Accordingly, the resistance value obtained in the second resistance measurement step should normally be substantially infinite.
If the electrical resistance between the common electrode 31A and any of the individual electrodes 31B is not substantially infinite, it is probable that a bridge 3 e is present between the common electrode 31A and the individual electrode 31B in question, as shown in FIG. 7. In this case, the location of the bridge 3 e is first identified, after which the bridge 3 e is mechanically cut away. As a result, the common electrode 31A and the individual electrode 31B in question are properly insulated. Such removal is performed each time an undue conduction is detected.
After the split off of the common electrode 31A and the plurality of individual electrodes 31B, the glass spacer 6 is formed as shown in FIG. 8. Specifically, a thick film of the glass paste is formed by thick film printing, so as to intersect the individual electrodes 31B. The glass paste thick film is baked together with the substrate 1, to thereby form the spacer 6. As is apparent from FIG. 9, the spacer 6 thus formed is thicker than the common electrode 31A and the individual electrodes 31B.
The formation of the spacer 6 is followed by formation of the plurality of resistors 4 as shown in FIG. 10. The resistors 4 may be constituted of TaSiO2, formed by CVD or sputtering. The resistors 4 respectively bridge between each extension 31Aa of the common electrode 31A and the strip portion 31Ba of the opposing individual electrode 31B.
After the formation of the resistors 4, the protection layer 5 is formed on the substrate 1. To be more detailed, as shown in FIG. 11, a plurality of substrates 1 is first placed on a stair-shaped processing table S (indicated by the double-dashed chain line), such that the substrates 1 partially overlap one another. Under such state, two substrates 1 adjacent to each other are separated via the spacer 6. In further details, the spacer 6 provided on the lower-level substrate 1 of the two adjacent substrates is in contact with the lower surface of the upper-level substrate 1. The two adjacent substrates 1 are thus separated from each other with a predetermined spacing therebetween. Also, the two substrates 1 are relatively shifted along an extension of the short side of each substrate (in the direction Y in FIG. 1). Therefore, the resistor 4 formed on the lower-level substrate 1 is exposed, without being covered with the upper-level substrate 1.
Proceeding now to FIG. 12, the protection layer 5 is formed on the respective substrates 1 at a time. The protection layer 5 may be constituted of Si3N4, formed by CVD or sputtering. The protection layer 5 covers the resistors 4, the extensions 31Aa and strip portion 31Ab of the common electrode, the end portion of the strip portion 31Ba of the respective individual electrodes and so forth. The protection layer 5 also covers a part of the spacer 6.
Referring back to FIG. 2, the first end portion 30A of the common electrode 31A and the second end portion 30B of the individual electrodes 31B are connected to the driver IC (not shown) via the wire W. The wire connection enables the driver IC to apply current to the resistors 4 via the respective individual electrodes 31B. After providing the wire W for the connection, the sealing material M is applied so as to cover the wire W, the first and the second end portions 30A, 30B. To form the sealing material M, a resin molding method may be employed.
Through the above-described processes, the thermal print head shown in FIGS. 1 and 2 is manufactured.
According to the method of manufacturing thus arranged, the first resistance measurement step is performed prior to splitting the conductor layer 3 (Ref. FIG. 3) into the common electrode and the individual electrodes. If the resistance measured in this step is substantially zero, the conductor layer 3 can be considered to have been properly formed. On the other hand, if the measured resistance is “substantially infinite”, it is probable that a defect such as a disconnected portion 3 d shown in FIG. 4 is present in the conductor layer 3. Thus, according to the foregoing method, the distinction (“zero-infinite distinction”) of the measured resistance between two clearly different values (“substantially zero” and “substantially infinite”) leads to detection of a defect in the conductor layer 3, which can be easily executed. The repair work of a disconnected portion 3 d can be easily performed, by baking the applied Au resinate to thereby form the repairing conductor 3′ (FIG. 5).
In contrast, in the case of performing the first resistance measurement step after splitting the conductor layer 3 into the common electrode 31A and the individual electrodes 31B and further forming the resistors 4, it is relatively difficult to detect a detective portion in the conductor layer 3. In such a case, accordingly, it is necessary to determine whether the measured resistance is similar to the electrical resistance of the resistors 4 or substantially infinite (non-zero-infinity distinction). It is evident to those skilled in the art that this distinction between non-zero and infinity is more difficult to execute than the zero-infinite distinction described above.
Further, in the method of manufacturing according to the present invention, the repair work of a disconnected portion 3 d is performed prior to the formation of the resistors 4 (FIG. 5). Such arrangement eliminates the likelihood of undue oxidation of the resistor 4 because of the repair work. Also, at the stage of forming the repairing conductor 3′, the protection layer 5 has not yet been formed. Therefore, the repair work can be easily and efficiently performed, free from the interference by the protection layer 5. Still another advantage is that, since the conductor layer 3 is constituted of Au, the conductor layer 3 is scarcely oxidized during the formation of the conductor 3′. According to the present invention, naturally, the conductor layer 3 may be constituted of another material than Au. In this case, it is preferable that such another material is selected from conductive materials having similar heat resistance and oxidation resistance to those of Au, so as to prevent undue oxidation of the conductor layer 3.
In the method of manufacturing according to the present invention, the second resistance measurement step is performed under a state that the common electrode 31A and the individual electrodes 31B have been formed but the resistors 4 have not yet been formed, as shown in FIG. 6. Accordingly, the distinction between zero and infinity can also be applied to the electrical resistance measured in the second resistance measurement step, for detection of a defect such as the bridge 3 e shown in FIG. 7. Specifically, if the resistance between the common electrode 31A and one of the individual electrodes 31B is substantially infinite, it can be considered that the bridge 3 e is not present. In contrast, if the measured resistance is substantially zero, the bridge 3 e is considered to be present. In the case where the second resistance measurement step is performed after the formation of the resistors 4 (FIG. 1), unlike the method of manufacturing according to the present invention, it is difficult to distinguish whether the measured resistance value represents the resistance of the resistor 4 alone, or the resistance including the bridge 3 e.
If the bridge 3 e is detected during the method of manufacturing according to the present invention, the bridge 3 e can be removed by an appropriate method, such as a mechanical or chemical processing. At this stage the protection layer 5 is not present yet. Therefore, the bridge 3 e can be easily removed, free from the interference by the protection layer 5.
As described referring to FIG. 12, the protection layer 5 can be formed at a time on a plurality of substrates 1 partially overlapping one another. In this process, the substrates 1 adjacent to each other are separated by the spacer 6. Such arrangement eliminates the likelihood that the common electrode 31A or the individual electrodes 31B formed on the lower-level substrate 1 are damaged by the lower surface of the upper-level substrate 1. In the arrangement shown in FIG. 12 especially, the spacer 6 extends in the main scanning direction X (Ref. FIG. 1), thus covering all of the plurality of individual electrodes 31B. Such structure can effectively protect the individual electrodes 31B. Also, the spacer 6 is formed (i.e. the applied glass paste is baked) prior to the formation of the resistors 4. Therefore, there is no likelihood that the resistors 4 are unduly oxidized during the formation of the spacer 6.
Although the present invention has been described based on the foregoing embodiment, it is to be understood that various modifications may be made without departing from the spirit and scope of the present invention, and that all such modifications that are apparent to those skilled in the art are included in the appended claims.

Claims (12)

1. A method of manufacturing a thermal print head that comprises a substrate, a common electrode having a plurality of extensions, a plurality of individual electrodes each paired with a respective one of the extensions of the common electrode, and a plurality of resistors each bridging between the respective extension of the common electrode and the paired individual electrode, the method comprising:
forming on the substrate a patterned conductor layer including the common electrode and the individual electrodes, each of the extensions included in the common electrode being initially connected to a respective one of the individual electrodes;
removing a predetermined part of the conductor layer to provide a split portion for separating each of the extensions from the respective individual electrode; and
forming a resistor at the split portion of the conductor layer for bridging between each of the extensions and the respective individual electrode;
wherein a first measurement step is performed to measure an electrical resistance between a first measurement point corresponding to the common electrode and a second measurement point corresponding to each of the individual electrodes before removal of the predetermined part of the conductor layer; and
wherein a second measurement step is performed to measure an electrical resistance between the first measurement point and the second measurement point after the removal of the predetermined part of the conductor layer but before the formation of the resistor.
2. The method of manufacturing a thermal print head according to claim 1, further comprising a step of forming, when a disconnected portion is detected in the conductor layer during the first measurement step, a repairing conductor on the disconnected portion, prior to the removal of the predetermined portion of the conductor layer.
3. The method of manufacturing a thermal print head according to claim 1, wherein the conductor layer is made of gold.
4. The method of manufacturing a thermal print head according to claim 1, further comprising an insulation step for electrically isolating a selected one of the extensions and a corresponding one of the individual electrodes prior to the step of forming the resistor when the selected extension and the corresponding individual electrode are detected to be electrically connected in the second measurement step.
5. The method of manufacturing a thermal print head according to claim 4, wherein the insulation step includes removing a connecting portion via which the selected extension and the corresponding individual electrode are mutually connected.
6. The method of manufacturing a thermal print head according to claim 1, further comprising the step of forming a glass layer covering at least a part of each of the individual electrodes, prior to the formation of the resistor.
7. The method of manufacturing a terminal print head according to claim 6, wherein the glass layer is made by using a thick film printing process.
8. The method of manufacturing a thermal print head according to claim 6, further comprising the step of forming a protection layer covering an entirety of the resistor and a part of the glass layer.
9. The method of manufacturing a thermal print head according to claim 1, wherein the formation of the conductor layer, the first measurement step, the partial removal of the conductor layer, the second measurement step and the formation of the resistor are respectively performed at least on each of a first substrate and a second substrate.
10. The method of manufacturing a thermal print head according to claim 9, further comprising a steps of forming a glass layer covering at least a part of each of the individual electrodes on the respective substrates.
11. The method of manufacturing a thermal print head according to claim 10, wherein each of the substrates includes an upper surface and a lower surface opposite to the upper surface, and wherein the conductor layer, the resistor and the glass layer are formed on the upper surface.
12. The method of manufacturing a thermal print head according to claim 11, further comprising a step of forming a protection layer covering the resistor, wherein the forming of the protection layer is performed when the glass layer on the first substrate touches the lower surface of the second substrate in a manner such that the first substrate is disposed offset relative to the second substrate to prevent the resistor on the first substrate from being hidden by the second substrate.
US11/202,631 2004-08-18 2005-08-12 Method of making thermal print head Active 2026-05-05 US7442318B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004237918A JP4515858B2 (en) 2004-08-18 2004-08-18 Manufacturing method of thermal print head
JP2004-237918 2004-08-18

Publications (2)

Publication Number Publication Date
US20060037189A1 US20060037189A1 (en) 2006-02-23
US7442318B2 true US7442318B2 (en) 2008-10-28

Family

ID=35908297

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/202,631 Active 2026-05-05 US7442318B2 (en) 2004-08-18 2005-08-12 Method of making thermal print head

Country Status (3)

Country Link
US (1) US7442318B2 (en)
JP (1) JP4515858B2 (en)
CN (1) CN100360317C (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160332456A1 (en) * 2015-05-15 2016-11-17 Rohm Co., Ltd. Thermal print head

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6396001B2 (en) * 2013-04-08 2018-09-26 アオイ電子株式会社 Circuit board and thermal print head
JP6282430B2 (en) * 2013-09-13 2018-02-21 サトーホールディングス株式会社 Thermal printer
JP6618710B2 (en) * 2015-05-15 2019-12-11 ローム株式会社 Thermal print head and manufacturing method thereof
CN107813615B (en) * 2017-11-27 2023-05-23 杨潮平 Bus electrode framework, thermal printing head and preparation method thereof
JPWO2021106479A1 (en) * 2019-11-26 2021-06-03

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0289654A (en) * 1988-09-28 1990-03-29 Aisin Seiki Co Ltd Method of repairing short-circuit section of substrate
US5679268A (en) * 1994-02-25 1997-10-21 Fujitsu Limited Thin multi-layer circuit board and process for fabricating the same
US5767006A (en) * 1996-09-27 1998-06-16 Taiwan Semiconductor Manufacturating Company, Ltd. Method for eliminating charge damage during etching of conducting layers
JP2000118024A (en) * 1998-10-16 2000-04-25 Rohm Co Ltd Method for repairing disconnection of thermal print head
US6566887B2 (en) * 2000-06-07 2003-05-20 Cirris Systems Corporation Method and device for detecting and locating insulation/isolation defects between conductors
US20030107311A1 (en) * 2001-12-12 2003-06-12 Candescent Technologies Corporation Structure, fabrication, and corrective test of electron-emitting device having electrode configured to reduce cross-over capacitance and/or facilitate short-circuit repair
US6585904B2 (en) * 2001-02-15 2003-07-01 Peter Kukanskis Method for the manufacture of printed circuit boards with plated resistors

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60198263A (en) * 1984-03-22 1985-10-07 Oki Electric Ind Co Ltd Thermal head
JPS6255575A (en) * 1985-09-04 1987-03-11 Mitsubishi Electric Corp Defect detector for conductor pattern
JPH02110992A (en) * 1988-10-19 1990-04-24 Matsushita Electric Ind Co Ltd Pattern connection
JP2902833B2 (en) * 1991-01-31 1999-06-07 京セラ株式会社 Manufacturing method of wiring board
JPH0592596A (en) * 1991-09-30 1993-04-16 Kyocera Corp Manufacture of thermal head
JPH08281989A (en) * 1995-04-14 1996-10-29 Toshiba Corp Thermal print head
JP2003118154A (en) * 2001-10-11 2003-04-23 Graphtec Corp Method of manufacturing thick film type thermal head and thick film type thermal head

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0289654A (en) * 1988-09-28 1990-03-29 Aisin Seiki Co Ltd Method of repairing short-circuit section of substrate
US5679268A (en) * 1994-02-25 1997-10-21 Fujitsu Limited Thin multi-layer circuit board and process for fabricating the same
US5767006A (en) * 1996-09-27 1998-06-16 Taiwan Semiconductor Manufacturating Company, Ltd. Method for eliminating charge damage during etching of conducting layers
JP2000118024A (en) * 1998-10-16 2000-04-25 Rohm Co Ltd Method for repairing disconnection of thermal print head
US6566887B2 (en) * 2000-06-07 2003-05-20 Cirris Systems Corporation Method and device for detecting and locating insulation/isolation defects between conductors
US6585904B2 (en) * 2001-02-15 2003-07-01 Peter Kukanskis Method for the manufacture of printed circuit boards with plated resistors
US20030107311A1 (en) * 2001-12-12 2003-06-12 Candescent Technologies Corporation Structure, fabrication, and corrective test of electron-emitting device having electrode configured to reduce cross-over capacitance and/or facilitate short-circuit repair

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160332456A1 (en) * 2015-05-15 2016-11-17 Rohm Co., Ltd. Thermal print head

Also Published As

Publication number Publication date
JP4515858B2 (en) 2010-08-04
CN100360317C (en) 2008-01-09
US20060037189A1 (en) 2006-02-23
JP2006056046A (en) 2006-03-02
CN1736722A (en) 2006-02-22

Similar Documents

Publication Publication Date Title
US7442318B2 (en) Method of making thermal print head
US5379190A (en) Chip-type composite electronic part and manufacturing method therefor
US6724295B2 (en) Chip resistor with upper electrode having nonuniform thickness and method of making the resistor
US7065861B2 (en) Method of producing a strain-sensitive resistor arrangement
US7427998B2 (en) Thermal head having bent electrode structure and method of manufacturing the same
US5041847A (en) Thermal head
US5543633A (en) Process and structure for measuring the planarity degree of a dielectric layer in an integrated circuit and integrated circuit including means for performing said process
JPS6253946B2 (en)
JP5009867B2 (en) Gas sensor
US20030092250A1 (en) Method of making chip-type electronic device provided with two-layered electrode
US20220091058A1 (en) Sulfurization detection resistor and manufacturing method therefor
JPS6236873B2 (en)
JPH10250128A (en) Thermal head and its manufacture
JP5262159B2 (en) Method for manufacturing thin film chip resistor
JPH09207366A (en) Thermal head and its manufacture
CN1129529C (en) Chip for ink-jet printing head and method for testing its service life and defects
JP2007134499A (en) Short-circuit gate position detection method for mos semiconductor element
KR100764537B1 (en) Integrated circuit
JP2976087B2 (en) Thermal print head and method of manufacturing the same
JP2868365B2 (en) Pattern shift detection structure in thermal head
JPH0384928A (en) Correction of disconnected electrode
JPH077271A (en) Method for inspecting printed wiring board and test pattern
JPH0666047B2 (en) Tablet and manufacturing method
JPH02108974A (en) Probe for substrate
JP2007024719A (en) Evaluation method of semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: ROHM CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YAMAMOTO, MASAYA;OBATA, SHINOBU;REEL/FRAME:016897/0848

Effective date: 20050819

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12