US7371071B2 - Connection structure of circuit substrate - Google Patents

Connection structure of circuit substrate Download PDF

Info

Publication number
US7371071B2
US7371071B2 US10/877,752 US87775204A US7371071B2 US 7371071 B2 US7371071 B2 US 7371071B2 US 87775204 A US87775204 A US 87775204A US 7371071 B2 US7371071 B2 US 7371071B2
Authority
US
United States
Prior art keywords
circuit substrate
concave
concave portion
semiconductor substrate
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US10/877,752
Other versions
US20050016897A1 (en
Inventor
Sung-Dae Cho
Joo-hyung Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHO, SUNG-DAE, LEE, JOO-HYUNG
Publication of US20050016897A1 publication Critical patent/US20050016897A1/en
Priority to US12/062,461 priority Critical patent/US20080184556A1/en
Application granted granted Critical
Publication of US7371071B2 publication Critical patent/US7371071B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/142Arrangements of planar printed circuit boards in the same plane, e.g. auxiliary printed circuit insert mounted in a main printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0097Processing two or more printed circuits simultaneously, e.g. made from a common substrate, or temporarily stacked circuit boards
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15158Shape the die mounting substrate being other than a cuboid
    • H01L2924/15162Top view
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0393Flexible materials
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431Details of mounted components
    • H05K2201/10598Means for fastening a component, a casing or a heat sink whereby a pressure is exerted on the component towards the PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/20Details of printed circuits not provided for in H05K2201/01 - H05K2201/10
    • H05K2201/209Auto-mechanical connection between a component and a PCB or between two PCBs
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15Position of the PCB during processing
    • H05K2203/1545Continuous processing, i.e. involving rolls moving a band-like or solid carrier along a continuous production path
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49128Assembling formed circuit to base
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913Assembling to base an electrical component, e.g., capacitor, etc.

Definitions

  • the present invention relates to semiconductor packages and, more particularly, to a connection structure for connecting circuit substrates.
  • Integrated circuits have specific needs. Functionally, they require signal and power supplies. ICs can operate at high temperature and require heat dissipation. Furthermore, ICs damage easily by humidity, shock or thermal stress. Proper packaging satisfies these requirements.
  • circuit substrates or package substrates may use lead frames, printed circuit boards, ceramic substrates or tape wiring substrates.
  • Strip-type circuit substrates may be used for simultaneous fabrication of a plurality of semiconductor packages.
  • Single-type circuit substrates may be used for a single semiconductor package.
  • Tape wiring substrates and printed circuit boards may be flexible and thin, for example 150 ⁇ m to 200 ⁇ m thick, allowing the semiconductor packages to be fabricated with a reel-to-reel process.
  • a reel-to-reel process the strip-type circuit substrates are wound on two reels and spaced at predetermined intervals and move from one reel to the other reel.
  • the semiconductor package fabricating method using the reel-to-reel process allows mass production of packages, thereby increasing productivity.
  • a circuit substrate 10 (“a first circuit substrate”) reaches its end
  • a new circuit substrate 20 (“a second circuit substrate”) should be connected to the first circuit substrate 10 ).
  • the ends of the first and second circuit substrates 10 , 20 are cut and connected to each other using an adhesive tape 30 to form a connected portion 40 .
  • connection between the circuit substrates 10 and 20 depends on the adhesive tape 30 .
  • the tensile strength of the connected portion 40 decreases considerably compared with an intact circuit substrate.
  • the reel-to-reel process occasionally deforms or otherwise damages the connected portion 40 .
  • a poorly connected portion may tear off at a tape feeder (not shown) or cause ajam.
  • the tape feeder utilizes guide holes formed on the circuit substrate at predetermined intervals and feeds the circuit substrate. If the adhesive tape 30 connecting the circuit substrates 10 and 20 expands abnormally, the guide holes in the connected portion 40 have irregular pitches, consequently generating the transfer fault. Evading detection with the naked eye, this expansion range of the adhesive tape 30 generally resides between 120 ⁇ m and 130 ⁇ m, as shown in FIG. 5 .
  • the present invention is directed to an improved connection structure for a circuit substrate, improving the tensile strength of the connected substrates, thus preventing deformation or damage at the connected portion.
  • the present invention further allows easy detectability of abnormality in a connection structure of a circuit substrate.
  • circuit substrates manufactured with complementary geometries may interlock with improved structural integrity.
  • a first circuit substrate having at least one concave portion may interlock with a second circuit substrate having at least one convex portion.
  • the concave portion may be formed with a larger inside width than the entrance width, therefore providing structural integrity against forces with components perpendicular to the substrate junction and planar with the substrates.
  • the convex portion fits into the concave portion.
  • FIG. 1 is a perspective view illustrating a conventional connection for connecting circuit substrates
  • FIG. 2 is a plan view of the connection structure shown in FIG. 1 ;
  • FIG. 3 is an exploded perspective view of one embodiment, illustrating a circuit substrate connection
  • FIG. 4 is a plan view of a connection structure of FIG. 3 ;
  • FIG. 5 is a table showing the results of tension testing for the connection structures of the prior art and the present invention.
  • FIG. 6 is a plan view of a connection structure in accordance with another embodiment of the present invention.
  • FIG. 7 is a plan view of a connection structure in accordance with yet another embodiment of the present invention.
  • FIG. 3 is an exploded perspective view illustrating a connection for circuit substrates in accordance with an embodiment of the present invention.
  • FIG. 4 is a plan view of a connection structure shown in FIG. 3 .
  • circuit substrates are connected in accordance with a T shaped embodiment of the present invention.
  • the rear end 66 of a first circuit substrate 60 may be connected to the front end 76 of a second circuit substrate 70 .
  • An adhesive tape 80 may attach the connected ends of the first and second circuit substrates 60 and 70 , thus securing the connected portion 90 . Therefore, the connection structure geometry provides bonding strength for the connection structure in addition to the adhesive tape 80 . This connection structure of circuit substrates improves bonding strength in comparison to conventional connection structures.
  • the first circuit substrate 60 preferably has a plurality of guide holes 62 at each side thereof, spaced at specified intervals.
  • the first circuit substrate 60 may have package areas 64 spaced at specified intervals.
  • the first circuit substrate 60 preferably has at least one concave portion 68 at its end 66 .
  • the concave portion 68 may be formed with the inside width larger than the entrance width.
  • two concave portions are substantially of “T” shape and are spaced at predetermined intervals at the rear end of the first circuit substrate 60 .
  • the second circuit substrate 70 may have a similar structure to the first circuit substrate 60 .
  • the second circuit substrate 70 preferably has at least one convex portion 78 at end 76 .
  • the convex portion 78 is substantially of “T” shape, corresponding to the concave portion 68 of the first circuit substrate 60 so that the convex portion 78 complements the concave portion 68 .
  • the convex portion 78 of the second circuit substrate 70 interlocks with the concave portion 68 of the first circuit substrate 60 , connecting the first circuit substrate 60 to the second circuit substrate 70 .
  • An adhesive tape 80 may attach to the rear end 66 of the first circuit substrate 60 and the front end 76 of the second circuit substrate 70 , securing the connected portion.
  • One embodiment provides dummy guide holes 82 at the adhesive tape area in conformity of intervals between the guide holes 62 and 72 of the first and second circuit substrates 60 and 70 .
  • the length of the rear portion of the first circuit substrate 60 and the front portion of the second circuit substrate 70 may maintain the intervals of the guide holes 62 and 72 .
  • the dummy guide holes may not be formed.
  • this embodiment of the present invention shows the concave portion 68 formed at the rear end of the first circuit substrate 60 and the convex portion 78 formed at the front end of the second circuit substrate 70 , the concave portion may be formed at the front end of the second circuit substrate 70 and the convex portion may be formed at the rear end of the first circuit substrate 60 .
  • FIG. 5 is a table showing the results of tension testing for the connection structures of the conventional art and the present invention.
  • the tensile strength of the connection structure of circuit substrates of the present invention increases, in one case by approximately 20%, compared to that of the conventional connection structure.
  • the expansion of the adhesive tape may result in a gap between the circuit substrates, generating a transfer fault. Further, it is not easy to perceive such a gap with the naked eye.
  • the connected portion may not expand, but may be destroyed at the yield strength. This allows an operator to perceive abnormality of the connected portion of the circuit substrates with the naked eye.
  • the connection structure may maintain its original structure within the yield strength, reducing the generation of transfer faults during a reel-to-reel process.
  • the concave and convex portions may be formed of various shapes.
  • the concave and convex portions 168 and 178 may be formed in the shape substantially of an oval.
  • the concave portion 178 is preferably formed such that the inside width is larger than the entrance width and the center of the oval is located in the concave area.
  • the concave and convex portions 268 and 278 may also be formed in the shape substantially of a trapezoid.
  • the concave portion 268 is preferably formed such that the inside width is larger than the entrance width.
  • connection structure may be provided by the connection structure itself as well as by the adhesive strength of the adhesive tape, improving the tensile strength of the connected portion of the circuit substrates.

Abstract

The present invention provides an improved connection for circuit substrates. The circuit substrates are connected at concave and convex portions at their ends. The concave portion is formed such that the inside width is larger than the entrance width. The convex portion fits into the concave portion. Thereby, a connected portion of the circuit substrates has increased tensile strength. Furthermore, abnormality of the connected portion of the circuit substrates may be easily perceived.

Description

CROSS REFERENCE TO RELATED APPLICATIONS
This U.S. non-provisional application claims priority from Korean Patent Application No. 2003-50203 filed Jul. 22, 2003, the contents of which are incorporated by reference in their entirety.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor packages and, more particularly, to a connection structure for connecting circuit substrates.
2. Description of the Related Art
Integrated circuits (IC) have specific needs. Functionally, they require signal and power supplies. ICs can operate at high temperature and require heat dissipation. Furthermore, ICs damage easily by humidity, shock or thermal stress. Proper packaging satisfies these requirements.
In semiconductor package fabrication, circuit substrates or package substrates may use lead frames, printed circuit boards, ceramic substrates or tape wiring substrates. Strip-type circuit substrates may be used for simultaneous fabrication of a plurality of semiconductor packages. Single-type circuit substrates may be used for a single semiconductor package.
Tape wiring substrates and printed circuit boards may be flexible and thin, for example 150 μm to 200 μm thick, allowing the semiconductor packages to be fabricated with a reel-to-reel process. In a reel-to-reel process, the strip-type circuit substrates are wound on two reels and spaced at predetermined intervals and move from one reel to the other reel. The semiconductor package fabricating method using the reel-to-reel process allows mass production of packages, thereby increasing productivity. In conventional reel-to-reel processing, when a circuit substrate 10 (“a first circuit substrate”) reaches its end, a new circuit substrate 20 (“a second circuit substrate”) should be connected to the first circuit substrate 10). In general, the ends of the first and second circuit substrates 10, 20 are cut and connected to each other using an adhesive tape 30 to form a connected portion 40.
Currently, the connection between the circuit substrates 10 and 20 depends on the adhesive tape 30. The tensile strength of the connected portion 40 decreases considerably compared with an intact circuit substrate.
The reel-to-reel process occasionally deforms or otherwise damages the connected portion 40. Thus, a poorly connected portion may tear off at a tape feeder (not shown) or cause ajam.
Further, if the adhesive tape 30 expands, a gap between the first circuit substrate 10 and the second circuit substrate 20 occurs, causing a transfer fault. Specifically, the tape feeder utilizes guide holes formed on the circuit substrate at predetermined intervals and feeds the circuit substrate. If the adhesive tape 30 connecting the circuit substrates 10 and 20 expands abnormally, the guide holes in the connected portion 40 have irregular pitches, consequently generating the transfer fault. Evading detection with the naked eye, this expansion range of the adhesive tape 30 generally resides between 120 μm and 130 μm, as shown in FIG. 5.
SUMMARY OF THE INVENTION
The present invention is directed to an improved connection structure for a circuit substrate, improving the tensile strength of the connected substrates, thus preventing deformation or damage at the connected portion.
The present invention further allows easy detectability of abnormality in a connection structure of a circuit substrate.
In one embodiment, circuit substrates manufactured with complementary geometries may interlock with improved structural integrity. For instance, a first circuit substrate having at least one concave portion may interlock with a second circuit substrate having at least one convex portion. The concave portion may be formed with a larger inside width than the entrance width, therefore providing structural integrity against forces with components perpendicular to the substrate junction and planar with the substrates. The convex portion fits into the concave portion.
Numerous geometries can utilize the present invention so long as they are complementary in structure, thus strengthening the substrate connection based on their geometry.
BRIEF DESCRIPTION OF THE DRAWINGS
These and other objects, features and advantages of the present invention will be readily understood with reference to the following detailed description in conjunction with the accompanying drawings, wherein like reference numerals correspond to structural elements, and in which:
FIG. 1 is a perspective view illustrating a conventional connection for connecting circuit substrates;
FIG. 2 is a plan view of the connection structure shown in FIG. 1;
FIG. 3 is an exploded perspective view of one embodiment, illustrating a circuit substrate connection;
FIG. 4 is a plan view of a connection structure of FIG. 3;
FIG. 5 is a table showing the results of tension testing for the connection structures of the prior art and the present invention;
FIG. 6 is a plan view of a connection structure in accordance with another embodiment of the present invention; and
FIG. 7 is a plan view of a connection structure in accordance with yet another embodiment of the present invention.
DETAILED DESCRIPTION OF THE INVENTION
Exemplary embodiments of the present invention will be described below with reference to the accompanying drawings.
FIG. 3 is an exploded perspective view illustrating a connection for circuit substrates in accordance with an embodiment of the present invention. FIG. 4 is a plan view of a connection structure shown in FIG. 3.
Referring to FIGS. 3 and 4, circuit substrates are connected in accordance with a T shaped embodiment of the present invention. The rear end 66 of a first circuit substrate 60 may be connected to the front end 76 of a second circuit substrate 70. An adhesive tape 80 may attach the connected ends of the first and second circuit substrates 60 and 70, thus securing the connected portion 90. Therefore, the connection structure geometry provides bonding strength for the connection structure in addition to the adhesive tape 80. This connection structure of circuit substrates improves bonding strength in comparison to conventional connection structures.
The first circuit substrate 60 preferably has a plurality of guide holes 62 at each side thereof, spaced at specified intervals. The first circuit substrate 60 may have package areas 64 spaced at specified intervals. In one embodiment, the first circuit substrate 60 preferably has at least one concave portion 68 at its end 66. The concave portion 68 may be formed with the inside width larger than the entrance width. In this embodiment, two concave portions are substantially of “T” shape and are spaced at predetermined intervals at the rear end of the first circuit substrate 60.
The second circuit substrate 70 may have a similar structure to the first circuit substrate 60. The second circuit substrate 70 preferably has at least one convex portion 78 at end 76. The convex portion 78 is substantially of “T” shape, corresponding to the concave portion 68 of the first circuit substrate 60 so that the convex portion 78 complements the concave portion 68.
The convex portion 78 of the second circuit substrate 70 interlocks with the concave portion 68 of the first circuit substrate 60, connecting the first circuit substrate 60 to the second circuit substrate 70. An adhesive tape 80 may attach to the rear end 66 of the first circuit substrate 60 and the front end 76 of the second circuit substrate 70, securing the connected portion. One embodiment provides dummy guide holes 82 at the adhesive tape area in conformity of intervals between the guide holes 62 and 72 of the first and second circuit substrates 60 and 70. Preferably, the length of the rear portion of the first circuit substrate 60 and the front portion of the second circuit substrate 70 may maintain the intervals of the guide holes 62 and 72. Alternatively, the dummy guide holes may not be formed.
Although this embodiment of the present invention shows the concave portion 68 formed at the rear end of the first circuit substrate 60 and the convex portion 78 formed at the front end of the second circuit substrate 70, the concave portion may be formed at the front end of the second circuit substrate 70 and the convex portion may be formed at the rear end of the first circuit substrate 60.
FIG. 5 is a table showing the results of tension testing for the connection structures of the conventional art and the present invention.
Referring to FIG. 5, the tensile strength of the connection structure of circuit substrates of the present invention increases, in one case by approximately 20%, compared to that of the conventional connection structure.
Conventionally, the expansion of the adhesive tape may result in a gap between the circuit substrates, generating a transfer fault. Further, it is not easy to perceive such a gap with the naked eye. In accordance with the present invention, however, the connected portion may not expand, but may be destroyed at the yield strength. This allows an operator to perceive abnormality of the connected portion of the circuit substrates with the naked eye. In other words, the connection structure may maintain its original structure within the yield strength, reducing the generation of transfer faults during a reel-to-reel process.
Although this embodiment shows the concave and convex portions formed in the shape substantially of a “T”, the concave and convex portions may be formed of various shapes. For example, as shown in FIG. 6, the concave and convex portions 168 and 178 may be formed in the shape substantially of an oval. The concave portion 178 is preferably formed such that the inside width is larger than the entrance width and the center of the oval is located in the concave area.
Referring to FIG. 7, the concave and convex portions 268 and 278 may also be formed in the shape substantially of a trapezoid. The concave portion 268 is preferably formed such that the inside width is larger than the entrance width.
Accordingly, the convex portion 68, 168, 268 of the second circuit substrate 70, 170, 270 fits into the concave portion 78, 178, 278 of the first circuit substrate 60, 160, 260. The bonding strength of the connection structure may be provided by the connection structure itself as well as by the adhesive strength of the adhesive tape, improving the tensile strength of the connected portion of the circuit substrates.
Although the exemplary embodiments of the present invention have been described in detail hereinabove, it should be understood that many variations and/or modifications of the basic inventive concepts taught herein, which may appear to those skilled in the art, will still fall within the spirit and scope of the present invention as defined in the appended claims.

Claims (14)

1. A connection structure for connecting circuit substrates comprising:
a pre-formed first circuit substrate having at least one concave portion, wherein the first circuit substrate includes a plurality of first guide holes spaced apart from each other by a predetermined interval;
a pre-formed second circuit substrate having at least one convex portion, wherein the second circuit substrate includes a plurality of second guide holes spaced apart from each other by the predetermined interval;
the first circuit substrate concave portion connecting to the second circuit substrate convex portion in complementary attachment; and
a dummy guide hole in the first circuit substrate adjacent to the at least one concave portion, wherein the dummy guide hole is spaced apart from one of the plurality of first guide holes and one of the plurality of second guide holes by the predetermined interval.
2. The structure of claim 1, wherein the concave and convex portions are substantially of “T” shape.
3. The structure of claim 1, wherein the concave and convex portions are substantially of oval shape.
4. The structure of claim 1, wherein the concave and convex portions are substantially of trapezoid shape.
5. The structure of claim 1, further comprising an adhesive tape to secure the connection of the first and second substrate.
6. The structure of claim 1, wherein the concave portion has an inside width larger than an entrance width.
7. The structure of claim 1, wherein the concave portion of the first circuit substrate interlocks with the convex portion of the second circuit substrate.
8. A semiconductor package connection structure comprising:
a pre-formed first semiconductor substrate having a rear end, the rear end including at least one recessed concave portion, wherein the first semiconductor substrate includes a plurality of first guide holes spaced apart from each other by a predetermined interval;
a pre-formed second semiconductor substrate having a front end, the front end including at least one protruding convex portion, wherein the protruding convex portion of the second semiconductor substrate corresponds in shape and size to the recessed concave portion of the first semiconductor substrate such that the rear end of the first semiconductor substrate is connected with the front end of the second semiconductor substrate and wherein the second semiconductor substrate includes a plurality of second guide holes spaced apart from each other by the predetermined interval;
a dummy guide hole in the first semiconductor substrate adjacent to the at least one concave portion, wherein the dummy guide hole is spaced apart from one of the plurality of first guide holes and one of the plurality of second guide holes by the predetermined interval; and
an adhesive tape formed over the rear end of the first semiconductor substrate and front end of the second semiconductor substrate to secure the connection between the first and the second semiconductor substrate.
9. The structure of claim 8, wherein the concave and convex portions are substantially of “T” shape.
10. The structure of claim 8, wherein the concave and convex portions are substantially of oval shape.
11. The structure of claim 8, wherein the concave and convex portions are substantially of trapezoid shape.
12. The structure of claim 8, wherein the concave portion has an inside width larger than an entrance width.
13. The structure of claim 8, wherein the concave portion of the first circuit substrate interlocks with the convex portion of the second circuit substrate.
14. The structure of claim 1, wherein the at least one concave portion extends from an edge of the first circuit substrate into the first circuit substrate by a predetermined distance and wherein an edge of the dummy guide hole farthest away from the edge of the first circuit substrate is spaced apart from the edge of the first circuit substrate by a distance less than the predetermined distance.
US10/877,752 2003-07-22 2004-06-25 Connection structure of circuit substrate Expired - Fee Related US7371071B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/062,461 US20080184556A1 (en) 2003-07-22 2008-04-03 Connection structure of circuit substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2003-0050203A KR100536897B1 (en) 2003-07-22 2003-07-22 Connecting structure and method of circuit substrate
KR2003-50203 2003-07-22

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/062,461 Division US20080184556A1 (en) 2003-07-22 2008-04-03 Connection structure of circuit substrate

Publications (2)

Publication Number Publication Date
US20050016897A1 US20050016897A1 (en) 2005-01-27
US7371071B2 true US7371071B2 (en) 2008-05-13

Family

ID=34074905

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/877,752 Expired - Fee Related US7371071B2 (en) 2003-07-22 2004-06-25 Connection structure of circuit substrate
US12/062,461 Abandoned US20080184556A1 (en) 2003-07-22 2008-04-03 Connection structure of circuit substrate

Family Applications After (1)

Application Number Title Priority Date Filing Date
US12/062,461 Abandoned US20080184556A1 (en) 2003-07-22 2008-04-03 Connection structure of circuit substrate

Country Status (3)

Country Link
US (2) US7371071B2 (en)
JP (1) JP4526888B2 (en)
KR (1) KR100536897B1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9780471B2 (en) * 2014-05-22 2017-10-03 Philips Lighting Holding B.V. Printed circuit board arrangement and method for mounting a product to a main printed circuit board
US11026322B2 (en) * 2018-10-09 2021-06-01 Trw Automotive U.S. Llc PCB strain relief

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1814369A4 (en) 2004-10-01 2008-10-29 Toray Industries Long film circuit board, and production method and production device therefor
KR100765478B1 (en) 2005-08-12 2007-10-09 삼성전자주식회사 Tape substrate forming hole, tape package and panel display using the same
TWI299647B (en) * 2005-12-07 2008-08-01 High Tech Comp Corp Alignment structure of pcb substrate and method thereof
CN1993016B (en) 2005-12-26 2010-09-29 宏达国际电子股份有限公司 Composition board aligning structure and method thereof
KR100752011B1 (en) * 2006-04-12 2007-08-28 삼성전기주식회사 A package strip format and its array
JP5029086B2 (en) * 2007-03-22 2012-09-19 セイコーエプソン株式会社 Method for manufacturing flexible substrate
US20090071868A1 (en) * 2007-09-17 2009-03-19 Contes Andrew N Carrier Tape Segment Including Mechanical Interlocking Features Thereon
JP5274938B2 (en) * 2008-08-28 2013-08-28 シャープ株式会社 TAB tape packing method
US8698004B2 (en) 2008-10-27 2014-04-15 Ibiden Co., Ltd. Multi-piece board and fabrication method thereof
JP5930847B2 (en) * 2011-06-29 2016-06-08 キヤノン株式会社 Server system, control method and program
US20130025914A1 (en) * 2011-07-25 2013-01-31 Ibiden Co., Ltd. Wiring board and method for manufacturing the same
AT13232U1 (en) * 2011-12-28 2013-08-15 Austria Tech & System Tech METHOD FOR PRODUCING A PCB CONTAINING AT LEAST TWO PCB SURFACES AND PCB
DE102013108535A1 (en) * 2013-08-07 2015-02-12 SMR Patents S.à.r.l. Method for manufacturing a circuit board, circuit board and rearview device
US9408446B2 (en) * 2014-07-08 2016-08-09 Diversified Products, Inc. Case for a portable electronic device
WO2017116544A1 (en) * 2015-12-30 2017-07-06 Continental Automotive Systems, Inc. Modular printed circuit board assembly
CN106255321B (en) * 2016-08-10 2018-11-13 奥士康精密电路(惠州)有限公司 A kind of gong plate edges of boards are without dust technique

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB739828A (en) * 1953-02-06 1955-11-02 Sylvania Electric Prod Printed circuit unit assembly
US5110298A (en) * 1990-07-26 1992-05-05 Motorola, Inc. Solderless interconnect
JPH06156562A (en) 1992-11-20 1994-06-03 Matsushita Electric Ind Co Ltd Component assembly
JPH07165260A (en) 1993-12-14 1995-06-27 Sumitomo Bakelite Co Ltd Ic chip carrier tape and production thereof
JPH0912228A (en) 1995-06-28 1997-01-14 Shin Etsu Polymer Co Ltd Protective material for carrier tape take-up reel
JPH09191021A (en) 1996-01-11 1997-07-22 Toray Ind Inc Detection of leader tape connected to product tape in tab process and its device
KR19980020175A (en) 1996-09-05 1998-06-25 김광호 A reel-type printed circuit board
US5854741A (en) 1995-11-17 1998-12-29 Amkor Electronics, Inc. Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid array semiconductor packages using the same
JP2000126665A (en) 1998-10-23 2000-05-09 Sekisui Chem Co Ltd Adhesive automatic applying device and adhesive automatic applying method
KR20010097634A (en) 2000-04-25 2001-11-08 이중구 Manufacturing method of TBGA semiconductor package
KR200271836Y1 (en) 2001-12-10 2002-04-12 박길배 A semiconductor chip be loaded tape connection body and it's connection device
KR20020066820A (en) 2001-02-14 2002-08-21 주식회사 남영기계 Automatic Taping Device for Printed Circuit Board

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2580528Y2 (en) * 1993-04-23 1998-09-10 安藤電気株式会社 Tape carrier with abrasive sheet
US5877552A (en) * 1997-06-23 1999-03-02 Industrial Technology Research Institute Semiconductor package for improving the capability of spreading heat and electrical function
US6010951A (en) * 1998-04-14 2000-01-04 National Semiconductor Corporation Dual side fabricated semiconductor wafer
US6479887B1 (en) * 1998-08-31 2002-11-12 Amkor Technology, Inc. Circuit pattern tape for wafer-scale production of chip size semiconductor packages
JP2001326255A (en) * 2000-05-18 2001-11-22 Matsushita Electric Ind Co Ltd Apparatus and method for punching tape carrier package
JP2002261436A (en) * 2001-02-27 2002-09-13 Matsushita Electric Ind Co Ltd Method of mounting and soldering electronic component on and to printed board and printed board having connecting means
US6664483B2 (en) * 2001-05-15 2003-12-16 Intel Corporation Electronic package with high density interconnect and associated methods

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB739828A (en) * 1953-02-06 1955-11-02 Sylvania Electric Prod Printed circuit unit assembly
US5110298A (en) * 1990-07-26 1992-05-05 Motorola, Inc. Solderless interconnect
JPH06156562A (en) 1992-11-20 1994-06-03 Matsushita Electric Ind Co Ltd Component assembly
JPH07165260A (en) 1993-12-14 1995-06-27 Sumitomo Bakelite Co Ltd Ic chip carrier tape and production thereof
JPH0912228A (en) 1995-06-28 1997-01-14 Shin Etsu Polymer Co Ltd Protective material for carrier tape take-up reel
US5854741A (en) 1995-11-17 1998-12-29 Amkor Electronics, Inc. Unit printed circuit board carrier frame for ball grid array semiconductor packages and method for fabricating ball grid array semiconductor packages using the same
JPH09191021A (en) 1996-01-11 1997-07-22 Toray Ind Inc Detection of leader tape connected to product tape in tab process and its device
KR19980020175A (en) 1996-09-05 1998-06-25 김광호 A reel-type printed circuit board
JP2000126665A (en) 1998-10-23 2000-05-09 Sekisui Chem Co Ltd Adhesive automatic applying device and adhesive automatic applying method
KR20010097634A (en) 2000-04-25 2001-11-08 이중구 Manufacturing method of TBGA semiconductor package
KR20020066820A (en) 2001-02-14 2002-08-21 주식회사 남영기계 Automatic Taping Device for Printed Circuit Board
KR200271836Y1 (en) 2001-12-10 2002-04-12 박길배 A semiconductor chip be loaded tape connection body and it's connection device

Non-Patent Citations (9)

* Cited by examiner, † Cited by third party
Title
English language abstract of Japanese Publication No. 06-156562.
English language abstract of Japanese Publication No. 09-012228.
English language abstract of Japanese Publication No. 09-191021.
English language abstract of Japanese Publication No. 2000-126665.
English language abstract of Japanese Publication No. 7-165260.
English language abstract of Korean Publication No. 1020010097634.
English language abstract of Korean Publication No. 1020020066820.
English language abstract of Korean Publication No. 1998-020175.
English language abstract of Korean Publication No. 20-0271836.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9780471B2 (en) * 2014-05-22 2017-10-03 Philips Lighting Holding B.V. Printed circuit board arrangement and method for mounting a product to a main printed circuit board
US11026322B2 (en) * 2018-10-09 2021-06-01 Trw Automotive U.S. Llc PCB strain relief

Also Published As

Publication number Publication date
US20050016897A1 (en) 2005-01-27
US20080184556A1 (en) 2008-08-07
KR100536897B1 (en) 2005-12-16
JP2005045233A (en) 2005-02-17
JP4526888B2 (en) 2010-08-18
KR20050011205A (en) 2005-01-29

Similar Documents

Publication Publication Date Title
US20080184556A1 (en) Connection structure of circuit substrate
US6107676A (en) Leadframe and a method of manufacturing a semiconductor device by use of it
JP2005142554A (en) Lead frame and method for manufacturing semiconductor package using it
US20080179723A1 (en) Semiconductor device including a plural chips with protruding edges laminated on a die pad section that has a through section
US6867482B2 (en) Tape carrier type semiconductor device, method for manufacturing the same, and flexible substrate
US7348679B2 (en) Electronic part having reinforcing member
JP4755410B2 (en) Tape-shaped component packaging
US20090071683A1 (en) Electronic device mounting structure and method of making the same
US20070119903A1 (en) Two-step high bottleneck type capillary for wire bonding device
US5475569A (en) Method of testing fine pitch surface mount IC packages
EP0472435B1 (en) Carrier for film carrier type semiconductor device
US5925926A (en) Semiconductor device including an inner lead reinforcing pattern
KR20070038234A (en) Flim type semiconductor package with lead changed shape and joining structure of the lead and bump
JPH04255260A (en) Lead frame and manufacture of semiconductor device
JPH06224353A (en) Electrode structure of electronic component
JP2005109377A (en) Semiconductor device and manufacturing method therefor
JPH11260992A (en) Lead frame, semiconductor device and manufacture semiconductor device
JP2754236B2 (en) Lead frame and method of manufacturing semiconductor device using the same
JP2004014948A (en) Wiring board
JP3115770B2 (en) Method of manufacturing lead frame
JP3094271B2 (en) Lead frame manufacturing method
KR0184108B1 (en) Window taping method for manufacturing integrated circuit package and window tape
US6425179B1 (en) Method for assembling tape ball grid arrays
JPH0878590A (en) Lead frame
TW202002211A (en) Flexible circuit substrate and chip on film package structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHO, SUNG-DAE;LEE, JOO-HYUNG;REEL/FRAME:015081/0775

Effective date: 20040522

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

CC Certificate of correction
REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20120513