US7084803B2 - Analog-digital conversion method and analog-digital converter - Google Patents

Analog-digital conversion method and analog-digital converter Download PDF

Info

Publication number
US7084803B2
US7084803B2 US11/047,706 US4770605A US7084803B2 US 7084803 B2 US7084803 B2 US 7084803B2 US 4770605 A US4770605 A US 4770605A US 7084803 B2 US7084803 B2 US 7084803B2
Authority
US
United States
Prior art keywords
analog
circuit
gain
digital converter
amplifier circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US11/047,706
Other languages
English (en)
Other versions
US20050168369A1 (en
Inventor
Shigeto Kobayashi
Kuniyuki Tani
Atsushi Wada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Deutsche Bank AG New York Branch
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Assigned to SANYO ELECTRIC CO., LTD. reassignment SANYO ELECTRIC CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOBAYASHI, SHIGETO, TANI, KUNIYUKI, WADA, ATSUSHI
Publication of US20050168369A1 publication Critical patent/US20050168369A1/en
Application granted granted Critical
Publication of US7084803B2 publication Critical patent/US7084803B2/en
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SANYO ELECTRIC CO., LTD.
Assigned to SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: SANYO ELECTRIC CO., LTD
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH reassignment DEUTSCHE BANK AG NEW YORK BRANCH SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Assigned to DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT reassignment DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Assignors: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Assigned to FAIRCHILD SEMICONDUCTOR CORPORATION, SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC reassignment FAIRCHILD SEMICONDUCTOR CORPORATION RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Assignors: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
    • H03M1/164—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in series-connected stages
    • H03M1/167—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in series-connected stages all stages comprising simultaneous converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/16—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
    • H03M1/162—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in a single stage, i.e. recirculation type

Definitions

  • the present invention generally relates to an analog-digital conversion method and an analog-digital converter and, more particularly, to an analog-digital conversion method and an analog-digital converter of a pipeline type and that of a cyclic type.
  • AD converter analog-digital converter
  • the parallel A/D converter AD 2 is assigned the task of converting into 3 bits. Therefore, a high gain of 8 is required of the subtracter circuit SUB 2 or the sample and hold circuit S/H 4 .
  • the performance of an amplifier circuit is limited by a factor known as gain bandwidth product (GB product).
  • GB product gain bandwidth product
  • the present invention has been done in view of the aforementioned circumstances and its objective is to improve the speed of an AD converter of a pipeline type and that of a cyclic type.
  • the present invention according to one aspect provides an analog-digital conversion method.
  • the analog-digital conversion method according to this aspect is an analog-digital conversion method which converts an analog signal into a digital value of a predetermined number of bits, in a plurality of sequential steps starting from higher bits, comprising: a first conversion step of comparing a predetermined reference voltage value with a reference voltage value generated by a first LSB voltage value and converting an analog signal into at least 1 bit; and a second conversion step of comparing a predetermined reference voltage value with a reference voltage value generated by a second LSB voltage value and converting an analog signal, having a bit component produced by conversion in the first conversion step removed therefrom and amplified by a predetermined gain, into at least 1 bit lower in the order than the bits produced by conversion in the first conversion step, wherein a value obtained by multiplying the first LSB voltage value by the predetermined gain is practically equal to a value obtained by multiplying the second LSB voltage value by a value obtained by raising 2 to the power of
  • FIG. 1 illustrates the basic structure of the present invention.
  • FIG. 2 illustrates the structure of an AD converter according to a first embodiment of the present invention.
  • FIG. 3 illustrates the structure of an AD converter according to a second embodiment of the present invention.
  • FIG. 4 illustrates the structure of an AD converter according to a third embodiment of the present invention.
  • FIG. 5 illustrates the structure of an AD converter according to a fourth embodiment of the present invention.
  • FIG. 6 illustrates the structure of an AD converter according to a fifth embodiment of the present invention.
  • the present invention provides an analog-digital conversion method.
  • the analog-digital conversion method according to this aspect is an analog-digital conversion method which converts an analog signal into a digital value of a predetermined number of bits, in a plurality of sequential steps starting from higher bits, comprising: a first conversion step of comparing a predetermined reference voltage value with a reference voltage value generated by a first LSB voltage value and converting an analog signal into at least 1 bit; and a second conversion step of comparing a predetermined reference voltage value with a reference voltage value generated by a second LSB voltage value and converting an analog signal, having a bit component produced by conversion in the first conversion step removed therefrom and amplified by a predetermined gain, into at least 1 bit lower in the order than the bits produced by conversion in the first conversion step, wherein a value obtained by multiplying the first LSB voltage value by the predetermined gain is practically equal to a value obtained by multiplying the second LSB voltage
  • the first LSB voltage value is different from the second LSB voltage value so that the gain of the first conversion step is controlled.
  • the gain is lowered and the operation speed is improved.
  • the present invention according to another aspect provides an analog-digital converter.
  • the analog-digital converter according to this aspect comprises: a first AD converter circuit converting an input analog signal into a digital value of a predetermined number of bits; a DA converter circuit converting an output of the first AD converter circuit into an analog signal; a subtracter circuit subtracting an output of the DA converter circuit from the input analog signal; an amplifier circuit amplifying an output of the subtracting circuit by a predetermined gain; and a second AD converter circuit converting an output analog signal from the amplifier circuit into a digital value of a predetermined number of bits, wherein a value obtained by multiplying an LSB voltage value of the first AD converter circuit by the gain of the amplifier circuit is practically equal to a value obtained by multiplying an LSB voltage value of the second AD converter circuit by a value obtained by raising 2 to the power of the number of bits produced by conversion in the second AD converter circuit and having redundant bits excluded therefrom, and wherein the LSB voltage value of the first AD converter circuit differs from the LSB
  • the LSB voltage value of the first AD converter circuit is different from the LSB voltage value of the second AD converter circuit so that the gain of the amplifier circuit is controlled.
  • the gain of the amplifier is lowered and the operation speed is improved.
  • the present invention according to still another aspect also provides an analog-digital converter.
  • the analog-digital converter according to this aspect comprises: a first AD converter circuit converting an input analog signal into a digital value of a predetermined number of bits; a DA converter circuit converting an output of the first AD converter circuit into an analog signal; a first amplifier circuit provided parallel with the first AD converter circuit and amplifying the input analog signal by a predetermined gain; a subtracter circuit subtracting an output of the DA converter circuit amplified by practically the same gain as the gain of the first amplifier circuit from an output of the first amplifier circuit; a second amplifier circuit amplifying an output of the subtracting circuit by a predetermined gain; a second AD converter circuit converting an output analog signal from the second amplifier circuit into a digital value of a predetermined number of bits, wherein a value obtained by multiplying an LSB voltage value of the first AD converter circuit by the gain of the amplifier circuit and the gain of the second amplifier circuit is practically equal to a value obtained by multiplying an LSB voltage value of the
  • the gain of the first amplifier circuit may be 1.
  • the LSB voltage value of the second AD converter circuit may be smaller than the LSB voltage value of the first AD converter circuit.
  • the present invention according to yet another aspect also provides an analog-digital converter.
  • the analog-digital converter according to this aspect comprises: an AD converter circuit converting an input analog signal into a digital value of a predetermined number of bits; a DA converter circuit converting an output of the AD converter circuit into an analog signal; a first amplifier circuit provided parallel with the AD converter circuit and amplifying the input analog signal by a predetermined gain; a subtracter circuit subtracting an output of the DA converter circuit amplified by practically the same gain as the gain of the first amplifier circuit from an output of the first amplifier circuit; a second amplifier circuit amplifying an output of the subtracting circuit by a predetermined gain and feeding the amplified output back to the input of the AD converter circuit; wherein a digital value in excess of the predetermined number of bits is obtained by allowing the input analog signal through a plurality of cycles such that a value obtained by multiplying an LSB voltage value of the AD converter circuit in a given cycle by the gain of the first amplifier circuit and the gain of the second amplifier circuit is practically
  • the gain of the first amplifier circuit may be 1.
  • the LSB voltage value in the subsequent cycle may be smaller than the LSB voltage value of the given cycle.
  • the gain of the first amplifier circuit and the gain of the second amplifier circuit may be related to each other such that one is equal to or more than 1 ⁇ 2 of the other and equal to or less than twice the other. With this, amplifier circuits with a high gain are eliminated so that the operation speed of AD converter as a whole is improved.
  • the gain of the first amplifier circuit may be smaller than the gain of the second amplifier circuit. With this, the characteristics are preserved even when an input analog signal is at a low voltage. More specifically, by decreasing the gain of the first amplifier circuit, the output therefrom is fitted in an output voltage range thereof.
  • FIG. 1 illustrates the basic structure of the present invention.
  • FIG. 1 not only illustrates a pipeline type but also provides an illustration of a given cycle and a subsequent cycle in an AD converter circuit of a cyclic type. In the latter case, a first AD converter circuit 12 and a second AD converter circuit 16 are physically identical.
  • an input analog signal Vin is fed to a first amplifier circuit 11 and the first AD converter circuit 12 .
  • the first AD converter circuit converts the input analog signal into a digital signal of N 1 bits and outputs the digital signal to an encoder (not shown) and a first DA converter circuit 13 .
  • a plurality of voltage comparison elements are provided in the first AD converter circuit 12 .
  • the voltage comparison elements are supplied with reference voltages with a voltage step size VA[V] defined by the least significant bit (hereinafter, referred to as an LSB voltage) in the first AD converter circuit 12 .
  • the first DA converter circuit 13 converts the digital value output from the first AD converter circuit 12 into an analog signal.
  • the first amplifier circuit 11 samples the input analog signal and amplifies the same by a factor of ⁇ .
  • a subtracter circuit 14 subtracts the analog value output from the first DA converter circuit 13 from the analog value amplified and held by the first amplifier circuit 11 .
  • the output of the first DA converter circuit 13 is amplified by a factor of ⁇ in association with the gain ⁇ of the first amplifier circuit 11 .
  • a second amplifier circuit 15 amplifies the output of the subtracter circuit 14 by a factor of ⁇ .
  • the output of the second amplifier circuit 15 is fed to the second AD converter circuit 16 .
  • the output of the second amplifier circuit 15 is also fed to a circuit of a subsequent stage or a feedback circuit (not shown).
  • the second AD converter circuit 16 converts the input analog signal to a digital signal of N 2 bits and outputs the digital signal to an encoder (not shown) and a DA converter circuit (not shown)
  • the N 2 bits do not include redundant bits. Throughout the specification, it is assumed that the N 2 bits do not include redundant bits.
  • a plurality of voltage comparison elements are provided in the second AD converter circuit 16 .
  • the voltage comparison elements are supplied with reference voltages with a step size of VB[V], which is an LSB voltage VB[V] of the second AD converter circuit 16 .
  • the equation (A1) holds.
  • the gain ⁇ and the gain ⁇ can be lowered.
  • the gain of the first amplifier circuit 11 may be 1.
  • the equation A1 also holds in a configuration in which a sample and hold circuit is provided in parallel with the first AD converter circuit 12 .
  • the first embodiment provides an AD converter in which the AD converter circuit in the first stage converts into 4 bits and the AD converter circuit of a cyclic type in the subsequent stage converts into 3 bits in each cycle. By allowing the conversion in the subsequent stage to go through 3 cycles, a total of 13 bits are output.
  • FIG. 2 illustrates the structure of the AD converter according to the first embodiment.
  • the input analog signal Vin is fed to the first amplifier circuit 11 and the first AD converter circuit 12 .
  • the first AD converter circuit 12 converts the input analog signal into a digital value so as to retrieve the higher 4 bits (D 12 –D 9 ).
  • the first DA converter circuit 13 converts the digital value produced by conversion by the first AD converter circuit 12 into an analog value.
  • the first amplifier circuit 11 samples and holds the input analog signal and outputs the signal to the first subtracter circuit 14 according to a predetermine schedule.
  • the first amplifier circuit 11 does not amplify the analog signal.
  • the first subtracter circuit 14 subtracts the output of the first DA converter circuit 13 from the output of the first amplifier circuit 11 .
  • the second amplifier circuit 15 amplifies the output of the first subtracter circuit 14 by a factor of 4.
  • the analog signal input via a first switch SW 1 is fed to a third amplifier circuit 18 and a second AD converter circuit 16 .
  • the second AD converter circuit 16 converts the input analog signal into a digital value and retrieves the 5th through 7th highest bits (D 8 –D 6 ).
  • the second AD converter circuit 17 converts the digital value produced by conversion by the second AD converter circuit 16 into an analog value.
  • the third amplifier circuit 18 amplifies the input analog signal by a factor of 2 and outputs the amplified signal to a second subtracter circuit 19 .
  • the second subtracter circuit 19 subtracts the output of the second DA converter circuit 17 from the output of the third amplifier circuit 18 .
  • the output of the second DA converter circuit 17 is amplified by a factor of 2.
  • a higher reference voltage VRT and a lower reference voltage VRB are supplied to the second AD converter 16 and the second DA converter circuit 17 .
  • the second AD converter circuit 16 uses a reference voltage range generated by the higher reference voltage VRT and the lower reference voltage VRB to generate a reference voltage.
  • the second DA converter circuit 17 obtains an output voltage by selectively supplying the higher reference voltage VRT and the lower reference voltage VRB to each of capacitors (not shown), under the control of the second AD converter circuit 16 .
  • the reference voltage range of the second AD converter circuit 16 and the reference voltage range (VRT–VRB) of the second DA converter circuit 17 may be set to a ratio of 1:2.
  • a fourth amplifier circuit 20 amplifies the output of the second subtracter circuit 19 by a factor of 4.
  • the amplified analog signal is fed back to the third amplifier circuit 18 and the second AD converter circuit 16 via a second switch SW 2 .
  • a subtracting amplifier circuit which is an amplifier circuit provided with the subtracting function, may be used instead of the second subtracter circuit 19 and the fourth amplifier circuit 20 . With this, the circuit is simplified. The process described above is repeated so that the second AD converter circuit 16 retrieves the 8th through 10th highest bits (D 5 –D 3 ) and the 11th through 13th highest bits (D 2 –D 0 ). With this, a 13-bit digital value is obtained.
  • the 5th through 13th highest bits (D 8 –D 0 ) are obtained by a cyclic configuration.
  • the LSB voltage of the first AD converter circuit 12 is VA
  • the gain of the first amplifier circuit 11 is ⁇
  • the gain of the second amplifier circuit 15 is ⁇
  • the LSB voltage of the second AD converter circuit 16 is VB
  • the number of bits produced by the second AD converter circuit 16 by conversion is N 2
  • VA* 1*4 VB* 2 3
  • VA 2 VB
  • the gain of the second amplifier circuit 15 can be lowered from 8 to 4.
  • the product of the gains of the first amplifier 11 and the second amplifier circuit 15 in the first stage should be 8. Accordingly, the gain of the first amplifier circuit 11 is set to 1 and the gain of the second amplifier circuit 15 is set to 8. It will be appreciated that, according to the first embodiment, by maintaining the gain of the first amplifier circuit 11 at 1, an amplifier of a relative narrow voltage range may be used as the first amplifier circuit 11 . By allowing the gain of the second amplifier circuit 15 to be set to 4, the operation speed of the second amplifier circuit 15 is improved.
  • the product of the gain ⁇ of the third amplifier circuit 18 and the gain ⁇ of the fourth amplifier circuit 20 in the left side of the equation is 8.
  • Combinations of the gains other than that described also serve the purpose. For example, a combination of 2.5 and 3.2 is possible.
  • the operation speed thereof is improved so that the operation speed of the AD converter as a whole is improved.
  • the second embodiment provides an AD converter in which the AD converter circuit in the first stage converts into 4 bits and the AD converter circuit of a cyclic type in the subsequent stage converts into 2 bits in each cycle. By allowing the conversion in the subsequent stage to go through 3 cycles, a total of 10 bits are output.
  • FIG. 3 illustrates the structure of the AD converter according to the second embodiment.
  • the input analog signal Vin is fed to the first amplifier circuit 11 and the first AD converter circuit 12 .
  • the first AD converter circuit 12 converts the input analog signal into a digital value so as to retrieve the higher 4 bits (D 9 –D 6 ).
  • the first DA converter circuit 13 converts the digital value produced by conversion by the first AD converter circuit 12 into an analog value.
  • the first amplifier circuit 11 samples and holds the input analog signal and outputs the signal to the first subtracter circuit 14 according to a predetermined timing schedule.
  • the first amplifier circuit 11 does not amplify the analog signal.
  • the first subtracter circuit 14 subtracts the output of the first DA converter circuit 13 from the output of the first amplifier circuit 11 .
  • the second amplifier circuit 15 amplifies the output of the first subtracter circuit 14 by a factor of 2.
  • the analog signal input via the first switch SW 1 is fed to the third amplifier circuit 18 and the second AD converter circuit 16 .
  • the second AD converter circuit 16 converts the input analog signal into a digital value and retrieves the 4th through 5th highest bits (D 5 –D 4 ).
  • the second AD converter circuit 17 converts the digital value produced by conversion by the second AD converter circuit 16 into an analog value.
  • the third amplifier circuit 18 amplifies the input analog signal by a factor of 2 and outputs the amplified signal to the second subtracter circuit 19 .
  • the second subtracter circuit 19 subtracts the output of the second DA converter circuit 17 from the output of the third amplifier circuit 18 .
  • the output of the second DA converter circuit 17 is amplified by a factor of 2.
  • the fourth amplifier circuit 20 amplifies the output of the second subtracter circuit 19 by a factor of 2.
  • the amplified analog signal is fed back to the third amplifier circuit 18 and the second AD converter circuit 16 via the second switch SW 2 .
  • the process described above is repeated so that the second AD converter circuit 16 retrieves the 7th through 8th highest bits (D 3 –D 2 ) and the 9th through 10th highest bits (D 1 –D 0 ). With this, a 10-bit digital value is obtained.
  • the 5th through 10th highest bits (D 5 –D 0 ) are obtained by a cyclic configuration.
  • the LSB voltage of the first AD converter circuit 12 is VA
  • the gain of the first amplifier circuit 11 is ⁇
  • the gain of the second amplifier circuit 15 is ⁇
  • the LSB voltage of the second AD converter circuit 16 is VB
  • the number of bits produced by the second AD converter circuit 16 by conversion is N 2
  • VA* 1*2 VB* 2 2
  • VA 2 VB
  • the LSB voltage of the first AD converter circuit 12 should be set to a value twice the LSB voltage of the second AD converter circuit 16 .
  • the gain of the second amplifier circuit 15 can be lowered from 8 to 4.
  • the requirement here is that the product of the gain ⁇ of the third amplifier circuit 18 and the gain ⁇ of the fourth amplifier circuit 20 in the left side of the equation is 4.
  • Combinations of the gains other than that described also serve the purpose. For example, a combination of 1.6 and 2.5 is possible.
  • the AD converter in which the first stage converts into 3 bits and the subsequent stage cyclically converts into 2 bits is designed.
  • the third embodiment provides an AD converter in which the AD converter circuit of a cyclic type in the first stage converts into 3 bits in the first cycle and converts into 2 bits in the second cycle, and the AD converter circuit of a cyclic type in the subsequent stage converts into 2 bits in each of 3 cycles, outputting a total of 11 bits.
  • FIG. 4 illustrates the structure of the AD converter according to the third embodiment.
  • the input analog signal Vin is fed to the first amplifier circuit 11 and the first AD converter circuit 12 via a third switch SW 3 .
  • the first AD converter circuit 12 converts the input analog signal into a digital value so as to retrieve the higher 3 bits (D 10 –D 8 )
  • the first DA converter circuit 13 converts the digital value produced by conversion by the first AD converter circuit 12 into an analog value.
  • the first amplifier circuit 11 samples and holds the input analog signal and outputs the signal to the first subtracter circuit 14 according to a predetermine timing schedule.
  • the first amplifier circuit 11 does not amplify the analog signal.
  • the first subtracter circuit 14 subtracts the output of the first DA converter circuit 13 from the output of the first amplifier circuit 11 .
  • the second amplifier circuit 15 amplifies the output of the first subtracter circuit 14 by a factor of 2.
  • a fourth switch SW 4 is turned on and the third switch SW 3 is turned off.
  • the output of the second amplifier circuit 15 is fed again to the first amplifier circuit 11 and the first AD converter circuit 12 via the fourth switch SW 4 .
  • the first AD converter circuit 12 converts the input analog signal into a digital value and retrieves the 4th through 5th highest bits (D 7 –D 6 ).
  • the output of the second amplifier circuit 15 is fed to the first amplifier circuit 11 and the first AD converter circuit 12 and also to the third amplifier circuit 18 and the second AD converter circuit 16 via the first switch SW 1 .
  • the second AD converter circuit 16 converts the input analog signal into a digital value and retrieves the 6th through 7th highest bits (D 5 –D 4 ).
  • the second AD converter circuit 17 converts the digital value produced by conversion by the second AD converter circuit 16 into an analog value.
  • the third amplifier circuit 18 amplifies the input analog signal by a factor of 2 and outputs the amplified signal to the second subtracter circuit 19 .
  • the second subtracter circuit 19 subtracts the output of the second DA converter circuit 17 from the output of the third amplifier circuit 18 .
  • the output of the second DA converter circuit 17 is amplified by a factor of 2.
  • the fourth amplifier circuit 20 amplifies the output of the second subtracter circuit 19 by a factor of 2.
  • the amplified analog signal is fed back to the third amplifier circuit 18 and the second AD converter circuit 16 via the second switch SW 2 .
  • the process described above is repeated so that the second AD converter circuit 16 retrieves the 8th through 9th highest bits (D 3 –D 2 ) and the 10th through 11th highest bits (D 1 –D 0 ).
  • the first through 5th highest bits (D 10 –D 6 ) are obtained by a cyclic configuration in the first stage and the sixth through 11th highest bits (D 5 –D 0 ) are obtained by a cyclic configuration in the subsequent stage.
  • the LSB voltage of the first AD converter circuit 12 is VA
  • the gain of the first amplifier circuit 11 is ⁇
  • the gain of the second amplifier circuit 15 is ⁇
  • the LSB voltage of the second AD converter circuit 16 is VB
  • the number of bits produced by the second AD converter circuit 16 by conversion is N 2
  • VA* 1*4 VB* 2 2
  • VA VB
  • the LSB voltage of the first AD converter circuit 12 is set to be equal to the LSB voltage of the second AD converter circuit 16 .
  • the product of the gain ⁇ of the first amplifier circuit 11 and the gain ⁇ of the second amplifier circuit 15 in the left side of the equation is 4.
  • Combinations of the gains other than that described also serve the purpose. For example, a combination of 1.6 and 2.5 is possible.
  • the product of the gain ⁇ of the third amplifier circuit 18 and the gain ⁇ of the fourth amplifier circuit 20 in the left side of the equation is 4.
  • Combinations of the gains other than that described also serve the purpose. For example, a combination of 1.6 and 2.5 is possible.
  • the AD converter including a plurality of AD converter circuits of a cyclic type is designed.
  • This embodiment provides a four-stage pipeline AD converter in which the AD converter circuit in the first stage converts into 4 bits and each of the AD converter circuits of the second through fourth stages converts into 2 bits, outputting a total of 10 bits.
  • FIG. 5 illustrates the structure of the AD converter according to the fourth embodiment.
  • the input analog signal Vin is fed to the first amplifier circuit 11 and the first AD converter circuit 12 .
  • the first AD converter circuit 12 converts the input analog signal into a digital value so as to retrieve the higher 4 bits (D 9 –D 6 ).
  • the first DA converter circuit 13 converts the digital value produced by conversion by the first AD converter circuit 12 into an analog value.
  • the first amplifier circuit 11 samples and holds the input analog signal and outputs the signal to the first subtracter circuit 14 according to a predetermine timing schedule.
  • the first amplifier circuit 11 does not amplify the analog signal.
  • the first subtracter circuit 14 subtracts the output of the first DA converter circuit 13 from the output of the first amplifier circuit 11 .
  • the second amplifier circuit 15 amplifies the output of the first subtracter circuit 14 by a factor of 2.
  • the output of the second amplifier circuit 15 is fed to the third amplifier circuit 18 and the second AD converter circuit 16 .
  • the second AD converter circuit 16 converts the input analog signal into a digital value so as to retrieve the 5th through 6th highest bits (D 5 –D 4 ).
  • the second AD converter circuit 17 converts the digital value produced by conversion by the second AD converter circuit 16 into an analog value.
  • the third amplifier circuit 18 amplifies the input analog signal by a factor of 2 and outputs the amplified signal to the second subtracter circuit 19 .
  • the second subtracter circuit 19 subtracts the output of the second DA converter circuit 17 from the output of the third amplifier circuit 18 .
  • the output of the second DA converter circuit 17 is amplified by a factor of 2.
  • the fourth amplifier circuit 20 amplifies the output of the second subtracter circuit 19 by a factor of 2.
  • the output of the fourth amplifier circuit 20 is fed to a fifth amplifier circuit 182 and a third AD converter circuit 162 .
  • the third AD converter circuit 162 converts the input analog signal into a digital value so as to retrieve the 7th through 8th highest bits (D 3 –D 2 ).
  • a third AD converter circuit 172 converts the digital value produced by conversion by the third AD converter circuit 162 into an analog value.
  • the fifth amplifier circuit 182 amplifies the input analog signal by a factor of 2 and outputs the amplified signal to a third subtracter circuit 192 .
  • the third subtracter circuit 192 subtracts the output of the third DA converter circuit 172 from the output of the fifth amplifier circuit 182 .
  • the output of the third DA converter circuit 172 is amplified by a factor of 2.
  • a sixth amplifier circuit 202 amplifies the output of the third subtracter circuit 192 by a factor of 2.
  • the output of the sixth amplifier circuit 202 is ultimately fed to the input of a fourth AD converter circuit 163 .
  • the fourth AD converter circuit 163 converts the input analog signal into a digital value so as to retrieve the 9th through 10th highest bits (D 1 –D 0 ). With this, a 10-bit digital value is obtained.
  • the LSB voltage of the first AD converter circuit 12 is VA
  • the gain of the first amplifier circuit 11 is ⁇
  • the gain of the second amplifier circuit 15 is ⁇
  • the LSB voltage of the second AD converter circuit 16 is VB
  • the number of bits produced by the second AD converter circuit 16 by conversion is N 2
  • VA* 1*2 VB* 2 2
  • VA 2 VB
  • the LSB voltage of the first AD converter circuit 12 should be set to a value twice the LSB voltage of the second AD converter circuit 16 .
  • the total gain of the first amplifier circuit and the second amplifier circuit 15 can be lowered to 2.
  • the AD converter of a pipeline type comprising a plurality of stages is designed.
  • the fifth embodiment provides an AD converter in which, the AD converter circuit in a first stage converts into 3 bits and the AD converter circuit of a cyclic type in the subsequent stage converts into 3 bits in each cycle. By allowing the conversion in the subsequent stage to go through 3 cycles, a total of 12 bits are output.
  • the LSB and the reference voltage of the AD converter circuit in the subsequent stage are variable.
  • FIG. 6 illustrates the structure of the AD converter according to the fifth embodiment.
  • the input analog signal Vin is fed to the first amplifier circuit 11 and the first AD converter circuit 12 .
  • the first AD converter circuit 12 converts the input analog signal into a digital value so as to retrieve the higher 3 bits (D 11 –D 9 ).
  • the first DA converter circuit 13 converts the digital value produced by conversion by the first AD converter circuit 12 into an analog value.
  • the first amplifier circuit 11 samples and holds the input analog signal and outputs the signal to the first subtracter circuit 14 according to a predetermine timing schedule.
  • the first amplifier circuit 11 does not amplify the analog signal.
  • the first subtracter circuit 14 subtracts the output of the first DA converter circuit 13 from the output of the first amplifier circuit 11 .
  • the second amplifier circuit 15 amplifies the output of the first subtracter circuit 14 by a factor of 4.
  • the output of the second amplifier circuit 15 is fed to the third amplifier circuit 18 and the second AD converter circuit 16 via the first switch SW 1 .
  • the second AD converter circuit 16 converts the input analog signal into a digital value so as to retrieve the 4th through 6th highest bits (D 8 –D 6 ).
  • a reference voltage control circuit 21 controls the reference voltage range of the second AD converter circuit 16 in a given cycle to 1 ⁇ 2 of the level of the previous cycle. With this, the LSB and the reference voltage of the second AD converter circuit 16 in a given cycle continue to be dropped to 1 ⁇ 2 of the levels of the previous cycle.
  • the second DA converter circuit 17 converts the digital value produced by conversion by the second AD converter circuit 16 into an analog value.
  • the third amplifier circuit 18 amplifies the input analog signal by a factor of 2 and outputs the amplified signal to the second subtracter circuit 19 .
  • the second subtracter circuit 19 subtracts the output of the second DA converter circuit 17 from the output of the third amplifier circuit 18 .
  • the output of the second DA converter circuit 17 is amplified by a factor of 2.
  • the fourth amplifier circuit 20 amplifies the output of the second subtracter circuit 19 by a factor of 2.
  • the amplified analog signal is fed back to the third amplifier circuit 18 and the second AD converter circuit 16 via the second switch SW 2 .
  • a timing control circuit 22 subjects the first switch SW 1 and the second switch SW 2 to on/off control. Further, the timing control circuit 22 feeds a timing signal cycle by cycle to the reference voltage control circuit 21 .
  • the process described above is repeated so that the second AD converter circuit 16 retrieves the 7th through 9th highest bits (D 5 –D 3 ) and the 10th through 12th highest bits (D 2 –D 0 ). With this, a 12-bit digital value is obtained.
  • the 4th through 12th highest bits (D 8 –D 0 ) are obtained by a cyclic configuration.
  • the reference voltage of the second AD converter circuit 16 is 1 when it retrieves the 4th through 6th bits (D 8 –D 6 ) in the first cycle
  • the reference voltage drops to 1 ⁇ 2 when it retrieves the 7th through 9th bits (D 5 –D 3 ) in the second cycle and further drops to 1 ⁇ 2 of the level of the second cycle when it retrieves the 10th through 12bth bits (D 2 –D 0 ) in the third cycle.
  • the reference voltage in the third cycle is dropped to 1 ⁇ 4 of the level of the first cycle.
  • the LSB voltage of the first AD converter circuit 12 is VA
  • the gain of the first amplifier circuit 11 is ⁇
  • the gain of the second amplifier circuit 15 is ⁇
  • the LSB voltage of the second AD converter circuit 16 is VB
  • the number of bits produced by the second AD converter circuit 16 by conversion is N 2
  • VA* 1*4 VB* 2 3
  • VA 2 VB
  • the LSB voltage of the first AD converter circuit 12 should be set to be twice the LSB voltage of the second AD converter circuit 16 .
  • the total gain of the first amplifier circuit 11 and the second amplifier circuit 15 can be lowered to 4.
  • the equation (A1) in which these values are substituted is as follows, since the LSB voltage of the second AD converter circuit 16 of this embodiment is dropped to 1 ⁇ 2 in the second cycle.
  • the product of the gain ⁇ of the third amplifier circuit 18 and the gain ⁇ of the fourth amplifier circuit 20 in the left side of the equation is 4.
  • Combinations of the gains other than that described also serve the purpose. For example, a combination of 1.6 and 2.5 is possible.
  • the equation (A1) in which these values are substituted is as follows, since the LSB voltage of the second AD converter circuit 16 of this embodiment is further dropped to 1 ⁇ 2 in the third cycle.
  • the fifth embodiment by progressively lowering the LSB voltage of the second AD converter circuit 16 as the circuit proceeds through cycles, the total gain of the third amplifier circuit 18 and the fourth amplifier circuit 20 can be lowered. Accordingly, the operation speed is improved so that the operation speed of the AD converter as a whole is improved.
  • Parameters such as the number of bits produced as a result of conversion, allocation of conversion bits, the gain of the amplifier circuits, the LSB voltage and the reference voltage given in the description above of the embodiments are merely by way of examples. Other parameter values may also be employed in the variations.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
US11/047,706 2004-02-03 2005-02-02 Analog-digital conversion method and analog-digital converter Active US7084803B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004027406A JP2005223460A (ja) 2004-02-03 2004-02-03 アナログデジタル変換方法およびアナログデジタル変換器
JP2004-027406 2004-02-03

Publications (2)

Publication Number Publication Date
US20050168369A1 US20050168369A1 (en) 2005-08-04
US7084803B2 true US7084803B2 (en) 2006-08-01

Family

ID=34805875

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/047,706 Active US7084803B2 (en) 2004-02-03 2005-02-02 Analog-digital conversion method and analog-digital converter

Country Status (2)

Country Link
US (1) US7084803B2 (ja)
JP (1) JP2005223460A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070176817A1 (en) * 2006-01-31 2007-08-02 Sanyo Electric Co., Ltd. Analog-to-digital converter
US20070279506A1 (en) * 2006-03-06 2007-12-06 Hiroki Sato Solid-state imaging device, method of driving the same, and camera
US7948410B2 (en) 2009-07-20 2011-05-24 Texas Instruments Incorporated Multibit recyclic pipelined ADC architecture

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111682877B (zh) * 2020-05-29 2023-04-28 成都华微电子科技股份有限公司 流水线模数转换器的模数转换方法、流水线模数转换器

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0426229A (ja) 1990-05-22 1992-01-29 Nec Corp 直並列型アナログ／ディジタル変換器
US6195032B1 (en) * 1999-08-12 2001-02-27 Centillium Communications, Inc. Two-stage pipelined recycling analog-to-digital converter (ADC)
US20040070530A1 (en) * 2002-10-15 2004-04-15 Samsung Electronics Co., Ltd. Multi-stage analog-to-digital converter with pipeline structure and method for coding the same
US6879277B1 (en) * 2003-10-09 2005-04-12 Texas Instruments Incorporated Differential pipelined analog to digital converter with successive approximation register subconverter stages

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0426229A (ja) 1990-05-22 1992-01-29 Nec Corp 直並列型アナログ／ディジタル変換器
US6195032B1 (en) * 1999-08-12 2001-02-27 Centillium Communications, Inc. Two-stage pipelined recycling analog-to-digital converter (ADC)
US20040070530A1 (en) * 2002-10-15 2004-04-15 Samsung Electronics Co., Ltd. Multi-stage analog-to-digital converter with pipeline structure and method for coding the same
US6879277B1 (en) * 2003-10-09 2005-04-12 Texas Instruments Incorporated Differential pipelined analog to digital converter with successive approximation register subconverter stages

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070176817A1 (en) * 2006-01-31 2007-08-02 Sanyo Electric Co., Ltd. Analog-to-digital converter
US7414563B2 (en) * 2006-01-31 2008-08-19 Sanyo Electric Co., Ltd. Analog-to-digital converter with a plurality of conversions
US20070279506A1 (en) * 2006-03-06 2007-12-06 Hiroki Sato Solid-state imaging device, method of driving the same, and camera
US8111312B2 (en) * 2006-03-06 2012-02-07 Sony Corporation Solid-state imaging device, method of driving the same, and camera
US7948410B2 (en) 2009-07-20 2011-05-24 Texas Instruments Incorporated Multibit recyclic pipelined ADC architecture

Also Published As

Publication number Publication date
JP2005223460A (ja) 2005-08-18
US20050168369A1 (en) 2005-08-04

Similar Documents

Publication Publication Date Title
US7224306B2 (en) Analog-to-digital converter in which settling time of amplifier circuit is reduced
US7154426B2 (en) Analog-digital converter with advanced scheduling
US7187311B2 (en) Analog-to-digital converter cyclically repeating AD conversion
US7486216B2 (en) Multi-bit pipeline analog-to-digital converter capable of altering operating mode
US7158068B2 (en) Technique for comparing analog signal with reference voltage
US20100328129A1 (en) Pipeline analog-to-digital converter with programmable gain function
US7289055B2 (en) Analog-digital converter with gain adjustment for high-speed operation
US10079989B2 (en) Image capturing device
US7002507B2 (en) Pipelined and cyclic analog-to-digital converters
US7173556B2 (en) Amplifier circuit and analog-to-digital circuit using the same
US7084803B2 (en) Analog-digital conversion method and analog-digital converter
US7855668B2 (en) Delta sigma A/D modulator
JP4480744B2 (ja) アナログデジタル変換器
US7119729B2 (en) Analog-digital converter optimized for high speed operation
US20060017827A1 (en) Variable-gain amplifier circuit
US7061420B2 (en) Gain control for analog-digital converter
JP3843105B2 (ja) アナログ−デジタル変換回路および画像処理回路
US20040066320A1 (en) Multi-stage pipeline type analog-to-digital conversion circuit for adjusting input signals
US20070229339A1 (en) Analog-to-digital converter circuit and signal processing circuit
JP4097614B2 (ja) アナログデジタル変換器
JP4349930B2 (ja) アナログデジタル変換器
JP2005101998A (ja) アナログデジタル変換器

Legal Events

Date Code Title Description
AS Assignment

Owner name: SANYO ELECTRIC CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KOBAYASHI, SHIGETO;TANI, KUNIYUKI;WADA, ATSUSHI;REEL/FRAME:016246/0976

Effective date: 20050128

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANYO ELECTRIC CO., LTD.;REEL/FRAME:026594/0385

Effective date: 20110101

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:SANYO ELECTRIC CO., LTD;REEL/FRAME:032836/0342

Effective date: 20110101

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:038620/0087

Effective date: 20160415

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001

Effective date: 20160415

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC;REEL/FRAME:039853/0001

Effective date: 20160415

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553)

Year of fee payment: 12

AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001

Effective date: 20230622

Owner name: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, ARIZONA

Free format text: RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087;ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:064070/0001

Effective date: 20230622