US5996101A - Test pattern generating method and test pattern generating system - Google Patents

Test pattern generating method and test pattern generating system Download PDF

Info

Publication number
US5996101A
US5996101A US08/751,727 US75172796A US5996101A US 5996101 A US5996101 A US 5996101A US 75172796 A US75172796 A US 75172796A US 5996101 A US5996101 A US 5996101A
Authority
US
United States
Prior art keywords
failures
test patterns
detected
test
test pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/751,727
Inventor
Takehiro Masumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MASUMOTO, TAKEHIRO
Application granted granted Critical
Publication of US5996101A publication Critical patent/US5996101A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer

Definitions

  • the present invention relates to a method for generating a failure detection test pattern for detecting a failure in a logical circuit and a test pattern generating system, and more particularly to a failure detection test pattern generating method which can shorten time required for the pattern generation and reduce the test pattern number and a test pattern generating system.
  • test pattern generating process for generating a test pattern to detect a single target failure which is determined in a circuit diagram and "failure simulation” for determining a failure which is detected by a given test pattern are performed.
  • test pattern generating method has disadvantages that when a test pattern for obtaining a high failure detection rate is generated, the possibility of increasing the total number of test patterns generated (test pattern length becomes long) becomes high and it is hard to shorten the test time.
  • Japanese Patent Laid-Open Publication (Kokai) No. Heisei 5-341011 proposes a test pattern generating method which performs the test pattern generation and the failure simulation in combination.
  • This test pattern generating method determines a single failure as a target failure, and when a pattern for detecting the target failure is obtained in multiple numbers by the test pattern generation, selects several patterns from the obtained patterns, performs the failure simulation on respective patterns, and determines a pattern, which can detect most failures at the time, among the obtained results as the test pattern with respect to the target failure, thereby enabling to decrease the total number of test patterns (test pattern length).
  • the logical circuit of FIG. 7 comprises a first AND gate G701 having inputs i2, i3 as input, a second AND gate G703 having a reverse signal of the input i3 from an inverter G702 and an input i4 as input, an OR gate G704 having the first and second AND gates G701, G703 as input, and a third AND gate G705 having an input i1 and the output of the OR gate G704 as input.
  • a failure table 800 is prepared as shown in FIG. 8 in step 601. It is judged in step 602 whether or not all failures are detected, and if not, a single failure target is taken from undetected failures and determined as a target failure (step 603). First, a 0 degeneracy failure at an output f1 (stuck-at-0, hereinafter referred to as "f1/sa0") of the gate G705 is determined to be a target failure.
  • test patterns are generated (step 606), the respective test patterns are subjected to the failure simulation (step 610), and respective failure detection numbers are recorded (step 611).
  • test pattern (1, 0, 0, 1) which has the most failure detection numbers is selected (step 612), and the failure table 800 is renewed (step 608).
  • a 1 degeneracy failure at the output f1 (stuck-at-1, hereinafter referred to as "f1/sa1") of the gate G705 is taken from the undetected failures and determined as a target failure (step 603). It is judged in step 604 whether or not the failure f1/sa1 has been detected, and if not, a test pattern for detecting the failure f1/sa1 is generated in step 605.
  • test pattern (1, 0, 1, 1) which has the most failure detection numbers is selected (step 612), and the failure table 800 is renewed (step 608).
  • the above-described test pattern generating method needs to generate multiple test patterns with respect to a single target failure and, when the multiple test patterns are obtained, needs to perform the failure simulation on all the test patterns, so that it has a disadvantage that the time required to perform the failure simulation becomes enormous. Especially, large-scaling of semiconductor ICs and expansion of the failure simulation (namely, prolonging of the test pattern generating time) are serious issues.
  • a first object of the present invention is to provide a test pattern generating method which decreases test pattern generating time and reduces the test pattern numbers generated in generating a failure detection test pattern for a logical circuit and a test pattern generating system.
  • a second object of the present invention is to provide a test pattern generating method which can shorten the time required for generating a test pattern by decreasing the number of failure simulation times without lowering a failure detection rate and a test pattern generating system.
  • a test pattern generating method for a logical circuit comprises the steps of:
  • the test pattern generating method further comprises a step of deleting a redundancy test pattern, which has a low failure detection rate, from the test patterns for detecting said all failures,
  • the step of deleting a redundancy test pattern includes a step of selecting test patterns in order of low to high detection rates from the test patterns for detecting said all failures, a step of judging whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and a step of deleting said selected test patterns if said all failures are detected by other test patterns.
  • the step of deleting a redundancy test pattern includes a step of selecting test patterns in order of low to high detection rates from the test patterns for detecting all failures, a step of judging whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and a step of deleting said selected test patterns if said all failures are detected by other test patterns,
  • the step of deleting a redundancy test pattern includes a step of selecting failures in order of few to many test patterns from said all failures, a step of selecting test patterns for detecting said selected failures, and a step of determining the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns.
  • the step of deleting a redundancy test pattern includes a step of selecting failures in order of few to many test patterns from failures to be selected among said all failures, a step of selecting test patterns for detecting said selected failures, a step of determining the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, and a step of removing the failures, which are detected by said selected test patterns, from said all failures and making selection from the remained failures,
  • a test pattern generating system on a logical circuit comprises
  • test pattern generating means for selecting a target failure from failures to be detected in said logical circuit on which test patterns are generated and for generating a test pattern for detecting said target failure;
  • failure simulation means for performing a failure simulation on said all failures by the generated test pattern
  • failure recording means for recording said generated test pattern and the failure detected by said failure simulation in a corresponded form
  • redundancy test pattern deleting means for deleting a redundancy test pattern having a low failure detection rate from all test patterns.
  • the redundancy test pattern deleting means selects test patterns in order of low to high detection rates from the test patterns for detecting said all failures, judges whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and if they are, deletes said selected test patterns as redundancy test patterns.
  • the redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among said all failures, selects test patterns for detecting said selected failures, and determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns.
  • the redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among said all failures, selects test patterns for detecting said selected failures, determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, removes the failures, which are detected by said selected test patterns, from said all failures to make selection from the remained failures, and selects the test patterns determined as essential at the time when said failures subject to the selection are not remained.
  • the test pattern generating system on a logical circuit comprises
  • failure table for recording all failures to be detected in said logical circuit on which test patterns are generated and test patterns for detecting said failures in a corresponded form
  • test pattern generating means for selecting a target failure from failures recorded in said failure table and for generating a test pattern for detecting said target failure;
  • failure simulation means for performing a failure simulation on said all failures by the generated test pattern
  • recording means for recording said generated test pattern and the failure detected by said failure simulation in a corresponded form
  • redundancy test pattern deleting means for deleting a redundancy test pattern having a low failure detection rate from all test patterns.
  • the test pattern generating system further comprises failure table control means for renewing the failures detected by said failure simulation as the detected failures among all failures recorded in said failure table, and means for selecting said target failure from undetected failures among all failures recorded in said failure table.
  • the redundancy test pattern deleting means selects test patterns in order of low to high detection rates from the test patterns for detecting said all failures, judges whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and if they are, deletes said selected test patterns as redundancy test patterns.
  • the redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among said all failures, selects test patterns for detecting said selected failures, determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, removes the failures, which are detected by said selected test patterns, from said all failures to make selection from the remained failures, and selects the test patterns determined as essential at the time when said failures subject to the selection are not remained.
  • FIG. 1 is a block diagram showing the whole configuration of a test pattern generating system according to an embodiment of the invention.
  • FIG. 2 is a flowchart for describing the process of a test pattern generating method according to an embodiment of the invention.
  • FIG. 3 is a flowchart for describing a first processing method by the test pattern deleting means in a first embodiment.
  • FIG. 4 is a flowchart for describing a second processing method by the test pattern deleting means.
  • FIG. 5 is a diagram showing an example of the failure table prepared by the generation of a test pattern in an embodiment of the invention.
  • FIG. 6 is a flowchart for describing the process of a conventional test pattern generating method.
  • FIG. 7 is a circuit diagram showing an example of the logical circuit on which the test patterns are generated.
  • FIG. 8 is a diagram showing an example of the failure table to be prepared by a conventional test pattern generation.
  • the failure simulation needs a very long time (simulation calculation time). Therefore, the present invention decreases the failure simulation time by the configuration to be described afterward, thereby enabling generation of the test patterns in a short time.
  • the present invention can generate a test pattern without lowering a failure detection rate as compared with a conventional test pattern generating method.
  • the above conventional test pattern generating method generates all patterns for detecting a target failure, performs the failure simulation on the respective patterns, and selects a pattern having the highest failure detection rate from the respective patterns, so that the number of failure simulations is necessarily increased.
  • the present invention generates first a single test pattern for detecting a target failure, then sequentially generates patterns one by one for detecting undetected failures. After that, a test pattern which has a low failure detection rate and can be replaced with another pattern without effecting on the whole failure detection rate is deleted. Thus, the test patterns are decreased without lowering the failure detection rate, and the time required for generating the test patterns is shortened.
  • FIG. 1 shows the whole configuration of a test pattern generating system according to an embodiment of the invention.
  • the test pattern generating system comprises a failure table recording unit 101 for recording a failure table 500 as shown in FIG.
  • a failure table control unit 102 for preparing the failure table 500 into the failure table recording unit 101 and for renewing the failure table 500, a failure judging unit 103 for judging whether or not a defined failure has been detected by a test pattern and for selecting a target failure, a test pattern generating unit 104 for generating a test pattern to detect the target failure, a failure simulation unit 105 for performing a failure simulation by the generated test pattern, and a test pattern deleting unit 106 for deleting a redundancy test pattern from the test patterns recorded in the failure table 500.
  • the failure table 500 records the generated test patterns and the failures detected by such test patterns in a corresponded form.
  • the logical circuit shown in FIG. 7 is used as a logical circuit subjected to the generation of a test pattern.
  • the failure table 500 as shown in FIG. 5 is prepared for a logical circuit to generate a test pattern in step 201.
  • the failure table 500 defines a 0 degeneracy failure (hereinafter called “sa0”) and a 1 degeneracy failure (hereinafter called “sa1”) to inputs and outputs at all gates of the logical circuit shown in FIG. 7.
  • step 202 the failure judging unit 103 judges whether or not all defined failures have been detected, and if not, a target failure is determined and taken from the undetected failures in step 203.
  • the 0 degeneracy failure (f1/sa0) at the output f1 of the AND gate G705 is determined as the target failure, and a test pattern for detecting the target failure (f1/sa0) is generated by the test pattern generating unit 104 (step 204).
  • this test pattern is determined as a test pattern for detecting the failure (f1/sa0)
  • the failure definition is made by the failure simulation unit 105 on all failures including the failure already detected (step 205), and the failure simulation is performed (step 206).
  • the failure table control unit 102 records a code "det" for indicating the failure detection in a pertinent column in the failure table 500 to renew the failure table 500 (step 207).
  • the undetected failure (f1/sa1) is selected and determined as the target failure in step 203, and a test pattern is generated in step 204.
  • the failure definition is made on all failures including the failures already detected (step 205), and the failure simulation is performed (step 206).
  • step 208 description will be made of a first method of deleting the redundancy test pattern by the test pattern deleting unit 106 (step 208) with reference to the flowchart of FIG. 3 and the failure table 500 of FIG. 5.
  • the redundancy test pattern is deleted in step 208 by the process shown in FIG. 3 with the seven test patterns generated by the above-described test pattern generation as the reference test patterns.
  • the failure table 500 for the logical circuit on which the test patterns are generated is referred to in step 301.
  • step 302 It is judged in step 302 whether or not all reference test patterns have been selected, and if not, a test pattern (0, 0, 0, 0), which has the least failure detection numbers, is selected from the unselected reference test patterns (step 303).
  • the failure table 500 of FIG. 5 is referred to judge whether or not all failures (f1/sa1) which are detected by this reference test pattern (0, 0, 0, 0) can be detected by other test patterns (step 304).
  • the failure (f1/sa1) can be detected by test patterns (0, 0, 0, 1), (1, 0, 1, 0), (1, 1, 0, 0) and (1, 0, 1, 1) in addition to the test pattern (0, 0, 0, 0), so that this test pattern (0, 0, 0, 0) is judged to be deletable and deleted (step 305).
  • step 302 it is judged in step 302 whether or not all reference test patterns have been selected, and when there are unselected test patterns, a test pattern (0, 0, 0, 1) which has the least failure detection numbers is selected from the unselected test patterns (step 303).
  • the failure table 500 of FIG. 5 is referred to judge whether or not all failures (f1/sa1, f2/sa1) which are detected by this test pattern (0, 0, 0, 1) can be detected by other test patterns (step 304).
  • the failure (f2/sa1) cannot be detected by other test patterns, so that this test pattern (0, 0, 0, 1) is not deleted.
  • test pattern (1, 0, 1, 0) having the least failure detection numbers which is next to be selected from the unselected test patterns is deleted in step 305 because all failures (f1/sa1), (f3/sa1), (f4/sa1), (f5/sa1) and (f6/sa1) which are detected by the test pattern (1, 0, 1, 0) can be detected by other test patterns.
  • the test pattern (1, 1, 1, 0) having the least failure detection numbers which is next detected from the unselected test patterns is not deleted in step 305 because, among the failures (f1/sa0), (f2/sa0), (f3/sa0), (f4/sa0), (f6/sa0), (f7/sa0) and (f11/sa0) which are detected by the test pattern (1, 1, 1, 0), the failures (f4/sa0), (f6/sa0) and (f7/sa0) cannot be detected by other test patterns.
  • the unselected test patterns (1, 1, 0, 0), (1, 0, 0, 1) and (1, 0, 1, 1) are not deleted because they cannot be detected by other test patterns.
  • step 208 description will be made of a second method of deleting the redundancy test pattern by the test pattern deleting unit 106 (step 208) with reference to the flowchart shown in FIG. 4 and the failure table 500 shown in FIG. 5.
  • the redundancy test pattern is deleted with reference to the seven test patterns generated by the above-described test pattern generation.
  • the failure table 500 for the logical circuit on which the test patterns are generated is referred to in step 401.
  • step 402 It is judged in step 402 whether or not all failures have been detected, and if not, a failure (in this case, the failure (f2/sa1) detected by a single test pattern) having the least detected test pattern numbers is selected from the undetected failures (step 403).
  • a failure in this case, the failure (f2/sa1) detected by a single test pattern) having the least detected test pattern numbers is selected from the undetected failures (step 403).
  • test pattern (0, 0, 0, 1) which detects this failure (f2/sa1) is essential because no other test patterns detect it, and another failure (namely, the failure (f1/sa1)) detected by this test pattern (0, 0, 0, 1) is recorded as the detected failure in the failure table 500 (step 405).
  • step 402 it is judged in step 402 whether or not all failures have been detected, and if not, a failure (in this case, the failure (f4/sa0) detected by a single test pattern) having the least detected test pattern numbers is selected from the undetected failures (step 403).
  • a failure in this case, the failure (f4/sa0) detected by a single test pattern) having the least detected test pattern numbers is selected from the undetected failures (step 403).
  • the test pattern (1, 1, 1, 0) which detects this failure (f4/sa0) is essential because no other test patterns detect it, and other failures (f1/sa0, f2/sa0, f3/sa0, f6/sa0, f7/sa0and f11/sa0) detected by this test pattern (1, 1, 1, 0) are recorded as the detected failures in the failure table 500 (step 405).
  • test patterns which have not been judged as essential are deleted as the redundancy test patterns from the reference test patterns in step 406.
  • the test patterns (0, 0, 0, 0) and (1, 0, 1, 0) are deleted as the redundancy test patterns from the reference test patterns in FIG. 5.
  • the present invention generates a single test pattern for detecting a target failure, and generates patterns one by one for detecting undetected failures. After that, a test pattern which has a low failure detection rate and can be replaced with another pattern without effecting on the whole failure detection rate is deleted. Thus, the test patterns are decreased without lowering the failure detection rate, and the time required for generating the test patterns can be shortened. Thus, the invention has an effect of generating the test patterns having a good failure detection efficiency in a short time.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

A test pattern generating method for a logical circuit comprises selecting failures to be detected in the logical circuit on which a test pattern is generated, selecting a target failure from all failures selected, generating a test pattern for detecting the target failure, performing a failure simulation on all selected failures by the generated test pattern, selecting the target failure from the failures not detected by the test pattern, and deleting a redundancy test pattern, which has a low failure detection rate, from the test patterns for detecting all failures.

Description

BACKGROUNDS OF THE INVENTION
1. Field of the Invention
The present invention relates to a method for generating a failure detection test pattern for detecting a failure in a logical circuit and a test pattern generating system, and more particularly to a failure detection test pattern generating method which can shorten time required for the pattern generation and reduce the test pattern number and a test pattern generating system.
2. Description of the Related Art
In a conventional generation of the above type of test pattern, "test pattern generating process" for generating a test pattern to detect a single target failure which is determined in a circuit diagram and "failure simulation" for determining a failure which is detected by a given test pattern are performed.
Such a conventional test pattern generating method has disadvantages that when a test pattern for obtaining a high failure detection rate is generated, the possibility of increasing the total number of test patterns generated (test pattern length becomes long) becomes high and it is hard to shorten the test time.
In order to remedy the above disadvantages, for example, Japanese Patent Laid-Open Publication (Kokai) No. Heisei 5-341011 proposes a test pattern generating method which performs the test pattern generation and the failure simulation in combination. This test pattern generating method determines a single failure as a target failure, and when a pattern for detecting the target failure is obtained in multiple numbers by the test pattern generation, selects several patterns from the obtained patterns, performs the failure simulation on respective patterns, and determines a pattern, which can detect most failures at the time, among the obtained results as the test pattern with respect to the target failure, thereby enabling to decrease the total number of test patterns (test pattern length).
Now, description will be made of the test pattern generating method described in the above-described Japanese Patent Laid-Open Publication No. Heisei 5-341011 with reference to the flowchart of FIG. 6 and the circuit diagram of FIG. 7 which shows an example of the logical circuit on which the test patterns are generated. The logical circuit of FIG. 7 comprises a first AND gate G701 having inputs i2, i3 as input, a second AND gate G703 having a reverse signal of the input i3 from an inverter G702 and an input i4 as input, an OR gate G704 having the first and second AND gates G701, G703 as input, and a third AND gate G705 having an input i1 and the output of the OR gate G704 as input.
First, a failure table 800 is prepared as shown in FIG. 8 in step 601. It is judged in step 602 whether or not all failures are detected, and if not, a single failure target is taken from undetected failures and determined as a target failure (step 603). First, a 0 degeneracy failure at an output f1 (stuck-at-0, hereinafter referred to as "f1/sa0") of the gate G705 is determined to be a target failure.
It is judged in step 604 whether or not the failure f1/sa0 has been detected, and if not, a test pattern for detecting the failure f1/sa0 is generated in step 605. In the logical circuit shown in FIG. 7, test patterns by which the failure f1/sa0 is detected are four of (i1, i2, i3, i4)=(1, 0, 0, 1), (1, 1, 0, 1), (1, 1, 1, 0) and (1, 1, 1, 1).
Since multiple test patterns are generated (step 606), the respective test patterns are subjected to the failure simulation (step 610), and respective failure detection numbers are recorded (step 611).
Then, a test pattern (1, 0, 0, 1) which has the most failure detection numbers is selected (step 612), and the failure table 800 is renewed (step 608).
A 1 degeneracy failure at the output f1 (stuck-at-1, hereinafter referred to as "f1/sa1") of the gate G705 is taken from the undetected failures and determined as a target failure (step 603). It is judged in step 604 whether or not the failure f1/sa1 has been detected, and if not, a test pattern for detecting the failure f1/sa1 is generated in step 605.
Test patterns by which the failure f1/sa1 is detected are 12 of (i1, i2, i3, i4)=(0, 0, 0, 0), (0, 0, 0, 1), (1, 0, 1, 0), (1, 0, 1, 1), (1, 1, 0, 0), (0, 0, 1, 0), (0, 0, 1, 1), (0, 1, 0, 0), (0, 1, 0, 1), (0, 1, 1, 0), (0, 1, 1, 1) and (1, 0, 0, 0). Since multiple test patterns are generated (step 606), the respective test patterns are subjected to the failure simulation (step 610), and the respective failure detection numbers are recorded (step 611).
Then, a test pattern (1, 0, 1, 1) which has the most failure detection numbers is selected (step 612), and the failure table 800 is renewed (step 608).
According to the flowchart shown in FIG. 6, the above-described respective steps are repeated until all failures are detected (step 602).
By the above process, the conventional test pattern generating method can detect a 0 degeneracy failure (sa0) and a 1 degeneracy failure (sa1) at inputs and outputs f1 to f11 of all gates by five test patterns (i1, i2, i3, i4)=(1, 0, 0, 1), (1, 0, 1, 1), (0, 0, 0, 1) and (1, 1, 0, 0) as shown in FIG. 8.
The above-described test pattern generating method needs to generate multiple test patterns with respect to a single target failure and, when the multiple test patterns are obtained, needs to perform the failure simulation on all the test patterns, so that it has a disadvantage that the time required to perform the failure simulation becomes enormous. Especially, large-scaling of semiconductor ICs and expansion of the failure simulation (namely, prolonging of the test pattern generating time) are serious issues.
SUMMARY OF THE INVENTION
A first object of the present invention is to provide a test pattern generating method which decreases test pattern generating time and reduces the test pattern numbers generated in generating a failure detection test pattern for a logical circuit and a test pattern generating system.
A second object of the present invention is to provide a test pattern generating method which can shorten the time required for generating a test pattern by decreasing the number of failure simulation times without lowering a failure detection rate and a test pattern generating system.
According to one aspect of the invention, a test pattern generating method for a logical circuit comprises the steps of:
a step of selecting failures to be detected in said logical circuit on which a test pattern is generated;
a step of selecting a target failure from all failures selected;
a step of generating a test pattern for detecting said target failure;
a step of performing a failure simulation on all selected failures by the generated test pattern; and
a step of selecting the target failure from the failures not detected by said test pattern;
wherein said respective steps are repeated to obtain test patterns for detecting all selected failures.
In the preferred construction, the test pattern generating method, further comprises a step of deleting a redundancy test pattern, which has a low failure detection rate, from the test patterns for detecting said all failures,
wherein the step of deleting a redundancy test pattern includes a step of selecting test patterns in order of low to high detection rates from the test patterns for detecting said all failures, a step of judging whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and a step of deleting said selected test patterns if said all failures are detected by other test patterns.
In another preferred construction, the step of deleting a redundancy test pattern includes a step of selecting test patterns in order of low to high detection rates from the test patterns for detecting all failures, a step of judging whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and a step of deleting said selected test patterns if said all failures are detected by other test patterns,
wherein it is judged whether or not said all test patterns have been selected, and if not, the respective steps are repeated on unselected test patterns.
Also, the step of deleting a redundancy test pattern includes a step of selecting failures in order of few to many test patterns from said all failures, a step of selecting test patterns for detecting said selected failures, and a step of determining the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns.
Also, the step of deleting a redundancy test pattern includes a step of selecting failures in order of few to many test patterns from failures to be selected among said all failures, a step of selecting test patterns for detecting said selected failures, a step of determining the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, and a step of removing the failures, which are detected by said selected test patterns, from said all failures and making selection from the remained failures,
wherein the respective steps are repeated until said failures subject to the selection are not remained, to select the test patterns determined as essential.
According to another aspect of the invention, a test pattern generating system on a logical circuit comprises
test pattern generating means for selecting a target failure from failures to be detected in said logical circuit on which test patterns are generated and for generating a test pattern for detecting said target failure;
failure simulation means for performing a failure simulation on said all failures by the generated test pattern;
failure recording means for recording said generated test pattern and the failure detected by said failure simulation in a corresponded form; and
redundancy test pattern deleting means for deleting a redundancy test pattern having a low failure detection rate from all test patterns.
In the above-mentioned construction, the redundancy test pattern deleting means selects test patterns in order of low to high detection rates from the test patterns for detecting said all failures, judges whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and if they are, deletes said selected test patterns as redundancy test patterns.
In the preferred construction, the redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among said all failures, selects test patterns for detecting said selected failures, and determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns.
In the preferred construction, the redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among said all failures, selects test patterns for detecting said selected failures, determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, removes the failures, which are detected by said selected test patterns, from said all failures to make selection from the remained failures, and selects the test patterns determined as essential at the time when said failures subject to the selection are not remained.
According to the third aspect of the invention, the test pattern generating system on a logical circuit comprises
a failure table for recording all failures to be detected in said logical circuit on which test patterns are generated and test patterns for detecting said failures in a corresponded form;
test pattern generating means for selecting a target failure from failures recorded in said failure table and for generating a test pattern for detecting said target failure;
failure simulation means for performing a failure simulation on said all failures by the generated test pattern;
recording means for recording said generated test pattern and the failure detected by said failure simulation in a corresponded form; and
redundancy test pattern deleting means for deleting a redundancy test pattern having a low failure detection rate from all test patterns.
In the preferred construction, the test pattern generating system, further comprises failure table control means for renewing the failures detected by said failure simulation as the detected failures among all failures recorded in said failure table, and means for selecting said target failure from undetected failures among all failures recorded in said failure table.
In another preferred construction, the redundancy test pattern deleting means selects test patterns in order of low to high detection rates from the test patterns for detecting said all failures, judges whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and if they are, deletes said selected test patterns as redundancy test patterns.
Also, the redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among said all failures, selects test patterns for detecting said selected failures, determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, removes the failures, which are detected by said selected test patterns, from said all failures to make selection from the remained failures, and selects the test patterns determined as essential at the time when said failures subject to the selection are not remained.
Other objects, features and effects of the present invention will be apparent from the following detailed description.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will be understood more fully from the detailed description given herebelow and from the accompanying drawings of the preferred embodiment of the invention, which, however, should not be taken to be limitative to the invention, but are for explanation and understanding only.
In the drawings:
FIG. 1 is a block diagram showing the whole configuration of a test pattern generating system according to an embodiment of the invention.
FIG. 2 is a flowchart for describing the process of a test pattern generating method according to an embodiment of the invention.
FIG. 3 is a flowchart for describing a first processing method by the test pattern deleting means in a first embodiment.
FIG. 4 is a flowchart for describing a second processing method by the test pattern deleting means.
FIG. 5 is a diagram showing an example of the failure table prepared by the generation of a test pattern in an embodiment of the invention.
FIG. 6 is a flowchart for describing the process of a conventional test pattern generating method.
FIG. 7 is a circuit diagram showing an example of the logical circuit on which the test patterns are generated.
FIG. 8 is a diagram showing an example of the failure table to be prepared by a conventional test pattern generation.
DESCRIPTION OF THE PREFERRED EMBODIMENT
The preferred embodiment of the present invention will be discussed hereinafter in detail with reference to the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be obvious, however, to those skilled in the art that the present invention may be practiced without these specific details. In other instance, well-known structures are not shown in detail in order to present unnecessarily obscurring the present invention.
The principle of the invention will be described below. Generally, the failure simulation needs a very long time (simulation calculation time). Therefore, the present invention decreases the failure simulation time by the configuration to be described afterward, thereby enabling generation of the test patterns in a short time.
The present invention can generate a test pattern without lowering a failure detection rate as compared with a conventional test pattern generating method. In other words, the above conventional test pattern generating method generates all patterns for detecting a target failure, performs the failure simulation on the respective patterns, and selects a pattern having the highest failure detection rate from the respective patterns, so that the number of failure simulations is necessarily increased.
On the other hand, the present invention generates first a single test pattern for detecting a target failure, then sequentially generates patterns one by one for detecting undetected failures. After that, a test pattern which has a low failure detection rate and can be replaced with another pattern without effecting on the whole failure detection rate is deleted. Thus, the test patterns are decreased without lowering the failure detection rate, and the time required for generating the test patterns is shortened.
Preferred embodiments of the invention will be described with reference to the accompanying drawings. FIG. 1 shows the whole configuration of a test pattern generating system according to an embodiment of the invention. In FIG. 1, the test pattern generating system comprises a failure table recording unit 101 for recording a failure table 500 as shown in FIG. 5, a failure table control unit 102 for preparing the failure table 500 into the failure table recording unit 101 and for renewing the failure table 500, a failure judging unit 103 for judging whether or not a defined failure has been detected by a test pattern and for selecting a target failure, a test pattern generating unit 104 for generating a test pattern to detect the target failure, a failure simulation unit 105 for performing a failure simulation by the generated test pattern, and a test pattern deleting unit 106 for deleting a redundancy test pattern from the test patterns recorded in the failure table 500.
The failure table 500 records the generated test patterns and the failures detected by such test patterns in a corresponded form.
Referring to FIG. 2 and FIG. 3, the detailed process by the test pattern generating system according to an embodiment of the invention will be described. In the embodiment, the logical circuit shown in FIG. 7 is used as a logical circuit subjected to the generation of a test pattern.
In the test pattern generating process shown in FIG. 2, the failure table 500 as shown in FIG. 5 is prepared for a logical circuit to generate a test pattern in step 201. The failure table 500 defines a 0 degeneracy failure (hereinafter called "sa0") and a 1 degeneracy failure (hereinafter called "sa1") to inputs and outputs at all gates of the logical circuit shown in FIG. 7.
In step 202, the failure judging unit 103 judges whether or not all defined failures have been detected, and if not, a target failure is determined and taken from the undetected failures in step 203.
First, the 0 degeneracy failure (f1/sa0) at the output f1 of the AND gate G705 is determined as the target failure, and a test pattern for detecting the target failure (f1/sa0) is generated by the test pattern generating unit 104 (step 204).
Since the test pattern which can detect the failure (f1/sa0) is (i1, i2, i3, i4)=(1, 0, 0, 1), this test pattern is determined as a test pattern for detecting the failure (f1/sa0), the failure definition is made by the failure simulation unit 105 on all failures including the failure already detected (step 205), and the failure simulation is performed (step 206).
By this detecting test pattern, eight failures (f1/sa0), (f2/sa0), (f3/sa0), (f5/sa0), (f8/sa0), (f9/sa0), (f10/sa0) and (f11/sa0) are detected at the same time. Therefore, as to the respective failures detected by the test pattern (1, 0, 0, 1), the failure table control unit 102 records a code "det" for indicating the failure detection in a pertinent column in the failure table 500 to renew the failure table 500 (step 207).
Then, it is judged whether or not all the failures defined in step 202 have been detected. In this case, since there are undetected failures, the undetected failure (f1/sa1) is selected and determined as the target failure in step 203, and a test pattern is generated in step 204.
Since the test pattern which can detect the failure (f1/sa1) is (i1, i2, i3, i4)=(0, 0, 0, 0), it is determined as the test pattern for detecting the failure (f1/sa1), the failure definition is made on all failures including the failures already detected (step 205), and the failure simulation is performed (step 206).
Since a single failure (f1/sa1) is detected by this detecting test pattern, "det" is recorded in the failure table 500 with respect to the failure (f1/sa1) detected by the test pattern (0, 0, 0, 0) in step 207.
Then, according to the process shown in FIG. 2, the above-described process is repeated until all failures are detected (step 202).
In this embodiment, the 0 degeneracy failure and the 1 degeneracy failure at the inputs and outputs of all gates can be detected by seven test patterns (i1, i2, i3, i4)=(1, 0, 0, 1), (0, 0, 0, 0), (0, 0, 0, 1), (1, 0, 1, 0), (1, 1, 1, 0), (1, 1, 0, 0) and (1, 0, 1, 1) shown in the failure table 500 of FIG. 5. These seven test patterns are determined as the reference test pattern. By using these reference test patterns, the redundancy test pattern is deleted by the test pattern deleting unit 106 (step 208).
Now, description will be made of a first method of deleting the redundancy test pattern by the test pattern deleting unit 106 (step 208) with reference to the flowchart of FIG. 3 and the failure table 500 of FIG. 5.
When it is judged in step 202 of FIG. 2 that all failures have been detected, the redundancy test pattern is deleted in step 208 by the process shown in FIG. 3 with the seven test patterns generated by the above-described test pattern generation as the reference test patterns.
First, the failure table 500 for the logical circuit on which the test patterns are generated is referred to in step 301.
It is judged in step 302 whether or not all reference test patterns have been selected, and if not, a test pattern (0, 0, 0, 0), which has the least failure detection numbers, is selected from the unselected reference test patterns (step 303).
The failure table 500 of FIG. 5 is referred to judge whether or not all failures (f1/sa1) which are detected by this reference test pattern (0, 0, 0, 0) can be detected by other test patterns (step 304).
The failure (f1/sa1) can be detected by test patterns (0, 0, 0, 1), (1, 0, 1, 0), (1, 1, 0, 0) and (1, 0, 1, 1) in addition to the test pattern (0, 0, 0, 0), so that this test pattern (0, 0, 0, 0) is judged to be deletable and deleted (step 305).
Then, it is judged in step 302 whether or not all reference test patterns have been selected, and when there are unselected test patterns, a test pattern (0, 0, 0, 1) which has the least failure detection numbers is selected from the unselected test patterns (step 303).
The failure table 500 of FIG. 5 is referred to judge whether or not all failures (f1/sa1, f2/sa1) which are detected by this test pattern (0, 0, 0, 1) can be detected by other test patterns (step 304).
Among the failures which can be detected by the test pattern (0, 0, 0, 1), the failure (f2/sa1) cannot be detected by other test patterns, so that this test pattern (0, 0, 0, 1) is not deleted.
Then, according to the flowchart shown in FIG. 3, the above-described process is repeated until all test patterns are selected (step 302).
For example, the test pattern (1, 0, 1, 0) having the least failure detection numbers which is next to be selected from the unselected test patterns is deleted in step 305 because all failures (f1/sa1), (f3/sa1), (f4/sa1), (f5/sa1) and (f6/sa1) which are detected by the test pattern (1, 0, 1, 0) can be detected by other test patterns.
And, the test pattern (1, 1, 1, 0) having the least failure detection numbers which is next detected from the unselected test patterns is not deleted in step 305 because, among the failures (f1/sa0), (f2/sa0), (f3/sa0), (f4/sa0), (f6/sa0), (f7/sa0) and (f11/sa0) which are detected by the test pattern (1, 1, 1, 0), the failures (f4/sa0), (f6/sa0) and (f7/sa0) cannot be detected by other test patterns.
In the same way, the unselected test patterns (1, 1, 0, 0), (1, 0, 0, 1) and (1, 0, 1, 1) are not deleted because they cannot be detected by other test patterns.
In the embodiment shown in FIG. 4, the test patterns which are generated through the process by test pattern deleting means are five of (i1, i2, i3, i4)=(1, 0, 0, 1), (0, 0, 0, 1), (1, 1, 1, 0), (1, 1, 0, 0) and (1, 0, 1, 1).
Now, description will be made of a second method of deleting the redundancy test pattern by the test pattern deleting unit 106 (step 208) with reference to the flowchart shown in FIG. 4 and the failure table 500 shown in FIG. 5.
As described above, in the test pattern deleting process (step 108), the redundancy test pattern is deleted with reference to the seven test patterns generated by the above-described test pattern generation.
First, the failure table 500 for the logical circuit on which the test patterns are generated is referred to in step 401.
It is judged in step 402 whether or not all failures have been detected, and if not, a failure (in this case, the failure (f2/sa1) detected by a single test pattern) having the least detected test pattern numbers is selected from the undetected failures (step 403).
It is recorded in the failure table 500 (step 404) that the test pattern (0, 0, 0, 1) which detects this failure (f2/sa1) is essential because no other test patterns detect it, and another failure (namely, the failure (f1/sa1)) detected by this test pattern (0, 0, 0, 1) is recorded as the detected failure in the failure table 500 (step 405).
Then, it is judged in step 402 whether or not all failures have been detected, and if not, a failure (in this case, the failure (f4/sa0) detected by a single test pattern) having the least detected test pattern numbers is selected from the undetected failures (step 403).
It is recorded in the failure table 500 (step 404) that the test pattern (1, 1, 1, 0) which detects this failure (f4/sa0) is essential because no other test patterns detect it, and other failures (f1/sa0, f2/sa0, f3/sa0, f6/sa0, f7/sa0and f11/sa0) detected by this test pattern (1, 1, 1, 0) are recorded as the detected failures in the failure table 500 (step 405).
Then, according to the process shown in FIG. 3, the above-described process is repeated until all failures are detected (step 402).
When all failures have been detected by the above process, the test patterns which have not been judged as essential are deleted as the redundancy test patterns from the reference test patterns in step 406. Specifically, the test patterns (0, 0, 0, 0) and (1, 0, 1, 0) are deleted as the redundancy test patterns from the reference test patterns in FIG. 5.
As a result, the test patterns generated by means of the test pattern deleting means in this embodiment are five of (i1, i2, i3, i4)=(1, 0, 0, 1), (0, 0, 0, 1), (1, 1, 1, 0), (1, 1, 0, 0) and (1, 0, 1, 1) as shown in FIG. 5.
As described above, the present invention generates a single test pattern for detecting a target failure, and generates patterns one by one for detecting undetected failures. After that, a test pattern which has a low failure detection rate and can be replaced with another pattern without effecting on the whole failure detection rate is deleted. Thus, the test patterns are decreased without lowering the failure detection rate, and the time required for generating the test patterns can be shortened. Thus, the invention has an effect of generating the test patterns having a good failure detection efficiency in a short time.
Although the invention has been illustrated and described with respect to exemplary embodiment thereof, it should be understood by those skilled in the art that the foregoing and various other changes, omissions and additions may be made therein and thereto, without departing from the spirit and scope of the present invention. Therefore, the present invention should not be understood as limited to the specific embodiment set out above but to include all possible embodiments which can be embodies within a scope encompassed and equivalents thereof with respect to the feature set out in the appended claims.

Claims (13)

What is claimed is:
1. A test pattern generating method for a logic circuit, comprising the steps of:
selecting failures to be detected in a logic circuit;
selecting a target failure from said selected failures;
generating a test pattern for detecting said target failure;
performing a failure simulation on said selected failures using said generated test pattern to determine which failures are detected by said generated test pattern;
selecting another target failure from said selected failures which are not detected by said failure simulation using said test pattern, wherein said steps of generating a test pattern, performing a failure simulation, and selecting another target failure are repeated until test patterns are generated for detecting all of said selected failures; and
deleting a redundant test pattern, which has a low failure detection rate, from the test patterns for detecting all of said selected failures.
2. The test pattern generating method as set forth in claim 1, wherein said step of deleting a redundant test pattern includes:
selecting test patterns in order of low to high detection rates from the test patterns for detecting all of said selected failures,
judging whether or not all of the failures which are detected by said selected test patterns are detected by other test patterns, and
deleting said selected test patterns if all of the failures which are detected by said selected test patterns are detected by other test patterns.
3. The test pattern generating method as set forth in claim 1, wherein said step of deleting a redundant test pattern includes:
selecting test patterns in order of low to high detection rates from the test patterns for detecting all of said selected failures,
judging whether or not all of the failures which are detected by said selected test patterns are detected by other test patterns, and
deleting said selected test patterns if said all of the failures which are detected by said selected test patterns are detected by other test patterns,
wherein it is judged whether or not all of said test patterns have been selected, and if not, said respective steps are repeated on unselected test patterns.
4. The test pattern generating method as set forth in claim 1, wherein said step of deleting a redundant test pattern includes:
selecting failures in order of few to many test patterns from all of said selected failures,
selecting test patterns for detecting said selected failures, and
determining the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns.
5. The test pattern generating method as set forth in claim 1, wherein said step of deleting a redundant test pattern includes:
selecting failures in order of few to many test patterns from failures to be selected among all of said selected failures,
selecting test patterns for detecting said selected failures,
determining the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, and
removing the failures, which are detected by said selected test patterns, from said all failures and making selection from the failures which remain,
wherein said respective steps are repeated until none of said failures subject to the selection remain, to select the test patterns determined as essential.
6. A test pattern generating system on a logical circuit comprising:
a test pattern generator for selecting a target failure from failures to be detected in a logical circuit on which test patterns are generated and for generating a test pattern for detecting said target failure;
a failure simulator for performing a failure simulation on all of said failures to be detected using said generated test pattern to determine which failures are detected by said generated test pattern;
a failure recorder for recording said generated test pattern and failures which are detected by said failure simulation using said generated test pattern in a corresponding format; and
redundant test pattern deleting means for deleting a redundant test pattern having a low failure detection rate from all test patterns generated by said test pattern generator.
7. The test pattern generating system as set forth in claim 6, wherein
said redundant test pattern deleting means selects test patterns in order of low to high detection rates from the test patterns for detecting all of said failures to be detected, judges whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and if they are, deletes said selected test patterns as redundant test patterns.
8. The test pattern generating system as set forth in claim 6, wherein
said redundant test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among all of said failures to be detected, selects test patterns for detecting said selected failures, and determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns.
9. The test pattern generating system as set forth in claim 6, wherein
said redundant test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among all of said failures to be detected, selects test patterns for detecting said selected failures, determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, removes the failures, which are detected by said selected test patterns, from all of said failures to be detected to make selection from the failures which remain, and selects the test patterns determined as essential at the time when said failures subject to the selection are not remaining.
10. A test pattern generating system on a logical circuit comprising:
a failure table for recording failures to be detected in a logical circuit on which test patterns are generated and test patterns for detecting said failures in a corresponding form;
a test pattern generator for selecting a target failure from failures recorded in said failure table and for generating a test pattern for detecting said target failure;
a failure simulator for performing a failure simulation on all of said failures using the generated test pattern;
a recorder for recording said generated test pattern and detected failures which are detected with said generated test pattern by said failure simulator; and
redundant test pattern deleting means for deleting a redundant test pattern having a low failure detection rate from all test patterns generated by said test pattern generator.
11. The test pattern generating system as set forth in claim 10, further comprising:
failure table control means for renewing the failures detected by said failure simulator as the detected failures among all of said failures recorded in said failure table, and
means for selecting said target failure from undetected failures among all of said failures recorded in said failure table.
12. The test pattern generating system as set forth in claim 10, wherein
said redundant test pattern deleting means selects test patterns in order of low to high detection rates from the test patterns for detecting all of said failures, judges whether or not all failures which are detected by said selected test patterns are detected by other test patterns, and if they are, deletes said selected test patterns as redundancy test patterns.
13. The test pattern generating system as set forth in claim 10, wherein
said redundancy test pattern deleting means selects failures in order of few to many test patterns from failures to be selected among all of said failures, selects test patterns for detecting said selected failures, determines the selected test patterns as essential when the failures which are detected by said selected test patterns are not detected by other test patterns, removes the failures, which are detected by said selected test patterns, from said all failures to make selection from the failures which remain, and selects the test patterns determined as essential at the time when said failures subject to the selection are not remaining.
US08/751,727 1995-11-17 1996-11-18 Test pattern generating method and test pattern generating system Expired - Fee Related US5996101A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP7-323624 1995-11-17
JP7323624A JPH09145800A (en) 1995-11-17 1995-11-17 Test pattern generation system

Publications (1)

Publication Number Publication Date
US5996101A true US5996101A (en) 1999-11-30

Family

ID=18156819

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/751,727 Expired - Fee Related US5996101A (en) 1995-11-17 1996-11-18 Test pattern generating method and test pattern generating system

Country Status (4)

Country Link
US (1) US5996101A (en)
EP (1) EP0775957A1 (en)
JP (1) JPH09145800A (en)
KR (1) KR100233627B1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030023904A1 (en) * 2001-07-27 2003-01-30 Fujitsu Limited Of Kawasaki Japan Pseudo I/O system and method
US20030028409A1 (en) * 2001-07-23 2003-02-06 International Business Machines Corporation Method and system for eliminating redundant execution sequences that appear in workloads during workload simulation on an e-business application server
US20030066000A1 (en) * 2001-07-12 2003-04-03 Nec Corporation Failure propagation path estimate system
US6618682B2 (en) 2001-04-20 2003-09-09 International Business Machines Corporation Method for test optimization using historical and actual fabrication test data
US20040006447A1 (en) * 2000-06-22 2004-01-08 Jacky Gorin Methods and apparatus for test process enhancement
US6708306B2 (en) * 2000-12-18 2004-03-16 Cadence Design Systems, Inc. Method for diagnosing failures using invariant analysis
US7315973B1 (en) * 2005-09-30 2008-01-01 Unisys Corporation Method and apparatus for choosing tests for simulation and associated algorithms and hierarchical bipartite graph data structure
US7596731B1 (en) * 2006-04-07 2009-09-29 Marvell International Ltd. Test time reduction algorithm
US20120216088A1 (en) * 2007-03-04 2012-08-23 Mentor Graphics Corporation Generating test sets for diagnosing scan chain failures
US8661304B2 (en) 2007-03-04 2014-02-25 Mentor Graphics Corporation Test pattern generation for diagnosing scan chain failures

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6678643B1 (en) * 1999-06-28 2004-01-13 Advantest Corp. Event based semiconductor test system
JP3732708B2 (en) 2000-03-27 2006-01-11 株式会社東芝 Test pattern sorting apparatus, test pattern sorting method, and computer-readable recording medium storing test pattern sorting program
JP4488595B2 (en) * 2000-06-08 2010-06-23 株式会社アドバンテスト Test pattern generation method
JP3512728B2 (en) 2000-09-13 2004-03-31 Ｎｅｃマイクロシステム株式会社 Method and apparatus for generating test pattern of logic circuit
JP3833982B2 (en) 2002-10-03 2006-10-18 株式会社東芝 Test pattern selection device, test pattern selection method, and test pattern selection program
JP4692835B2 (en) * 2006-06-01 2011-06-01 横河電機株式会社 Semiconductor test system
KR101558974B1 (en) * 2013-12-16 2015-10-08 현대오트론 주식회사 Apparatus and method for diagnosing electronic throttle body using failure condition mode data
CN109696902B (en) * 2018-12-06 2022-06-10 奇瑞汽车股份有限公司 Signal recording device, fault point detection circuit and method
KR102307491B1 (en) * 2021-03-10 2021-09-30 주식회사 이엘 Repair facility test inspection system according to weather forecast
CN118566698B (en) * 2024-07-31 2024-12-10 中科鉴芯(北京)科技有限责任公司 Test generation method, device, equipment and storage medium for removing redundancy faults

Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0342787A2 (en) * 1988-04-15 1989-11-23 AT&T Corp. Search method for generating test vectors for sequential logic circuits
JPH04111134A (en) * 1990-08-31 1992-04-13 Nec Corp Test pattern producing device
JPH05250434A (en) * 1992-03-10 1993-09-28 Fujitsu Ltd Synchronous sequential circuit test pattern generation method
US5257268A (en) * 1988-04-15 1993-10-26 At&T Bell Laboratories Cost-function directed search method for generating tests for sequential logic circuits
JPH05341011A (en) * 1992-06-09 1993-12-24 Matsushita Electric Ind Co Ltd Test generation method
US5291495A (en) * 1991-07-12 1994-03-01 Ncr Corporation Method for designing a scan path for a logic circuit and testing of the same
JPH06102321A (en) * 1992-09-22 1994-04-15 Nec Ic Microcomput Syst Ltd Failure simulation method for logic circuit
JPH06138183A (en) * 1992-10-28 1994-05-20 Hokuriku Nippon Denki Software Kk Method for creating test pattern for diagnosing lsi failure
WO1994023368A1 (en) * 1993-03-29 1994-10-13 Teradyne, Inc. Method and apparatus for preparing in-circuit test vectors
JPH0727834A (en) * 1993-07-09 1995-01-31 Yokogawa Hewlett Packard Ltd Method for automatically generating test vector
US5390193A (en) * 1992-10-28 1995-02-14 Motorola, Inc. Test pattern generation
US5410552A (en) * 1992-03-27 1995-04-25 Matsushita Electric Industrial Co., Ltd. Method and apparatus for generating test sequence
JPH07191102A (en) * 1993-12-27 1995-07-28 Matsushita Electric Ind Co Ltd Automatic inspection sequence generator
US5588008A (en) * 1991-10-25 1996-12-24 Fujitsu Limited Method for generating test patterns for use with a scan circuit
US5648975A (en) * 1993-08-10 1997-07-15 Fujitsu Limited Method and device for generating test patterns for testing integrated circuit
JPH10323624A (en) * 1997-05-28 1998-12-08 Mitsui Eng & Shipbuild Co Ltd Thermal decomposition residue separation equipment in waste treatment equipment

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5257268A (en) * 1988-04-15 1993-10-26 At&T Bell Laboratories Cost-function directed search method for generating tests for sequential logic circuits
EP0342787A2 (en) * 1988-04-15 1989-11-23 AT&T Corp. Search method for generating test vectors for sequential logic circuits
JPH04111134A (en) * 1990-08-31 1992-04-13 Nec Corp Test pattern producing device
US5291495A (en) * 1991-07-12 1994-03-01 Ncr Corporation Method for designing a scan path for a logic circuit and testing of the same
US5588008A (en) * 1991-10-25 1996-12-24 Fujitsu Limited Method for generating test patterns for use with a scan circuit
JPH05250434A (en) * 1992-03-10 1993-09-28 Fujitsu Ltd Synchronous sequential circuit test pattern generation method
US5410552A (en) * 1992-03-27 1995-04-25 Matsushita Electric Industrial Co., Ltd. Method and apparatus for generating test sequence
JPH05341011A (en) * 1992-06-09 1993-12-24 Matsushita Electric Ind Co Ltd Test generation method
JPH06102321A (en) * 1992-09-22 1994-04-15 Nec Ic Microcomput Syst Ltd Failure simulation method for logic circuit
JPH06138183A (en) * 1992-10-28 1994-05-20 Hokuriku Nippon Denki Software Kk Method for creating test pattern for diagnosing lsi failure
US5390193A (en) * 1992-10-28 1995-02-14 Motorola, Inc. Test pattern generation
WO1994023368A1 (en) * 1993-03-29 1994-10-13 Teradyne, Inc. Method and apparatus for preparing in-circuit test vectors
JPH0727834A (en) * 1993-07-09 1995-01-31 Yokogawa Hewlett Packard Ltd Method for automatically generating test vector
US5648975A (en) * 1993-08-10 1997-07-15 Fujitsu Limited Method and device for generating test patterns for testing integrated circuit
JPH07191102A (en) * 1993-12-27 1995-07-28 Matsushita Electric Ind Co Ltd Automatic inspection sequence generator
JPH10323624A (en) * 1997-05-28 1998-12-08 Mitsui Eng & Shipbuild Co Ltd Thermal decomposition residue separation equipment in waste treatment equipment

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040006447A1 (en) * 2000-06-22 2004-01-08 Jacky Gorin Methods and apparatus for test process enhancement
US6708306B2 (en) * 2000-12-18 2004-03-16 Cadence Design Systems, Inc. Method for diagnosing failures using invariant analysis
US6618682B2 (en) 2001-04-20 2003-09-09 International Business Machines Corporation Method for test optimization using historical and actual fabrication test data
US7120829B2 (en) * 2001-07-12 2006-10-10 Nec Electronics Corporation Failure propagation path estimate system
US20030066000A1 (en) * 2001-07-12 2003-04-03 Nec Corporation Failure propagation path estimate system
US20030028409A1 (en) * 2001-07-23 2003-02-06 International Business Machines Corporation Method and system for eliminating redundant execution sequences that appear in workloads during workload simulation on an e-business application server
US7225435B2 (en) * 2001-07-23 2007-05-29 International Business Machines Corporation Method and system for eliminating redundant execution sequences that appear in workloads during workload simulation on an e-business application server
US20030023904A1 (en) * 2001-07-27 2003-01-30 Fujitsu Limited Of Kawasaki Japan Pseudo I/O system and method
US7159142B2 (en) * 2001-07-27 2007-01-02 Fujitsu Limited Pseudo I/O system and method
US7315973B1 (en) * 2005-09-30 2008-01-01 Unisys Corporation Method and apparatus for choosing tests for simulation and associated algorithms and hierarchical bipartite graph data structure
US7596731B1 (en) * 2006-04-07 2009-09-29 Marvell International Ltd. Test time reduction algorithm
US20120216088A1 (en) * 2007-03-04 2012-08-23 Mentor Graphics Corporation Generating test sets for diagnosing scan chain failures
US8661304B2 (en) 2007-03-04 2014-02-25 Mentor Graphics Corporation Test pattern generation for diagnosing scan chain failures
US8935582B2 (en) * 2007-03-04 2015-01-13 Mentor Graphics Corporation Generating test sets for diagnosing scan chain failures
US9977080B2 (en) 2007-03-04 2018-05-22 Mentor Graphics Corporation Generating test sets for diagnosing scan chain failures

Also Published As

Publication number Publication date
EP0775957A1 (en) 1997-05-28
KR970028590A (en) 1997-06-24
JPH09145800A (en) 1997-06-06
KR100233627B1 (en) 1999-12-01

Similar Documents

Publication Publication Date Title
US5996101A (en) Test pattern generating method and test pattern generating system
US5450414A (en) Partial-scan built-in self-testing circuit having improved testability
JP2007501408A (en) Automatic test pattern generation method
US5844909A (en) Test pattern selection method for testing of integrated circuit
KR100265546B1 (en) Method and system for identifying failure point
US7266746B2 (en) Device and method for testing integrated circuit
JPH05113468A (en) Inspection sequence generation method
JPH0249014B2 (en)
Agrawal et al. Fault collapsing via functional dominance
Ghosh-Dastidar et al. Adaptive techniques for improving delay fault diagnosis
US8560932B2 (en) Digital system and a method for error detection thereof
US6105156A (en) LSI tester for use in LSI fault analysis
Mahlstedt et al. CURRENT: a test generation system for I/sub DDQ/testing
Krstić et al. Resynthesis of combinational circuits for path count reduction and for path delay fault testability
Majhi et al. An efficient automatic test generation system for path delay faults in combinational circuits
JP4694493B2 (en) Automatic test pattern generation method
KR100255958B1 (en) Integrated circuit with test function
JPH01156680A (en) Fault diagnosing method for logic circuit
JPH11265980A (en) Failure verification method for integrated circuits
JP4025301B2 (en) Electronic circuit test circuit, electronic circuit test apparatus, and electronic circuit test method
JP2004185550A (en) Method and apparatus for designing testability of semiconductor integrated circuit
Yamazaki et al. An approach of diagnosing single bridging faults in CMOS combinational circuits
Huang et al. Effect of RTL coding style on testability
JP2778556B2 (en) Test pattern selection system
JPH1183959A (en) Test pattern generation device, test pattern generation method, and medium recording test pattern generation program

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MASUMOTO, TAKEHIRO;REEL/FRAME:008347/0896

Effective date: 19961108

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 20031130

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362