US5929485A - High voltage insulated gate type bipolar transistor for self-isolated smart power IC - Google Patents
High voltage insulated gate type bipolar transistor for self-isolated smart power IC Download PDFInfo
- Publication number
- US5929485A US5929485A US08/824,318 US82431897A US5929485A US 5929485 A US5929485 A US 5929485A US 82431897 A US82431897 A US 82431897A US 5929485 A US5929485 A US 5929485A
- Authority
- US
- United States
- Prior art keywords
- diffusion layer
- layer
- type
- emitter
- insulation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000009792 diffusion process Methods 0.000 claims abstract description 129
- 238000009413 insulation Methods 0.000 claims description 50
- 239000004065 semiconductor Substances 0.000 claims description 41
- 230000002093 peripheral effect Effects 0.000 claims description 5
- 239000000758 substrate Substances 0.000 abstract description 39
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract description 12
- 229910052710 silicon Inorganic materials 0.000 abstract description 12
- 239000010703 silicon Substances 0.000 abstract description 12
- 230000003647 oxidation Effects 0.000 abstract description 10
- 238000007254 oxidation reaction Methods 0.000 abstract description 10
- 238000000034 method Methods 0.000 description 14
- 238000004519 manufacturing process Methods 0.000 description 12
- 230000015572 biosynthetic process Effects 0.000 description 8
- 230000005669 field effect Effects 0.000 description 7
- 239000000463 material Substances 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 239000012535 impurity Substances 0.000 description 3
- 239000012141 concentrate Substances 0.000 description 2
- 230000020169 heat generation Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0711—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with bipolar transistors and diodes, or capacitors, or resistors
- H01L27/0716—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with bipolar transistors and diodes, or capacitors, or resistors in combination with vertical bipolar transistors and diodes, or capacitors, or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
Definitions
- the present invention relates generally to a bipolar transistor to be employed in an integrated circuit for driving an EL display, a plasma display and the like. More specifically, the invention relates to a insulated gate type bipolar transistor having high tolerance voltage which can be formed together with a low voltage control circuit on a single semiconductor substrate.
- CMOS logic circuit which has operation voltage about 5V, is employed at an input side, and N-channel type insulated gate type field effect transistor, for example is employed at an output side.
- FIG. 1 is a section showing a structure of an output transistor in the conventional integrated circuit for driving the EL display. This will be referred to hereinafter as "first prior art”.
- Field insulation layers 21 are selectively formed at a surface of a P-type semiconductor substrate 1. By this, device regions are defined in the semiconductor substrate.
- Thermal oxidation layers 2 serving as a gate oxide layer are selectively formed on the surface of the device region in a thickness thinner than that of the field insulation layers 21.
- Stripe form gate electrodes 3 are formed in a region extending over the thermal oxidation layers 2 and the field insulation layers 21.
- An extended drain type drain diffusion layer having high tolerance voltage is formed by the drain well diffusion layer 4 and the extended drain diffusion layer 5.
- An N-type high concentration drain layer 13 with a depth shallower than that of the N-type extended drain diffusion layer 5 and having higher concentration than the latter is formed at the surface of the center portion of the drain diffusion layer.
- N-type source diffusion layer 7 is formed at the surface of the P-type semiconductor substrate 1 in the device region side where the thermal oxidation layer 2 is formed, and a P-type substrate contact layer 8 is formed adjacent the source diffusion layer 7.
- the P-type substrate contact layer 8 is contacted with the N-type source diffusion layer 7 and is distanced from a gate electrode 3 in greater distance than that of the N-type source diffusion layer 7.
- a surface insulation layer 11 is formed over the entire surface.
- the surface insulation layer 11 provided with contact holes in regions aligning with the center portions of respective device regions.
- a drain terminal 15 is formed on the surface of the N-type high concentration drain layer 13 exposed by formation of the contact hole.
- source terminals 14 are formed on the surfaces of the N-type source diffusion layer 7 and the P-type substrate contact layer 8 exposed by formation of the contact holes.
- An insulated gate field effect transistor of normally horizontal structure is employed at the output side in the conventional integrated circuit for driving the EL display. This is because that the field effect transistor shown in FIG. 1 is easy to fabricate and is suitable for circuit construction with the low-voltage type control circuit formed at the input side.
- FIG. 2 is a section showing a structure of the insulation gate type bipolar transistor of the second prior art.
- like elements to those in the first prior art shown in FIG. 1 will be identified by like reference numerals and detailed description therefor will be neglected for simplification of disclosure.
- an N-type epitaxial layer 16 is grown on the surface of the P-type semiconductor substrate 1.
- a P-type emitter diffusion layer 17 is formed on the region extending over the adjacent field insulation layer 21.
- the P-type emitter diffusion layer 17 is formed at a position distanced from the gate electrode in a distance range of 10 to several ten ⁇ m.
- a P-type base diffusion layer 19 is formed at the surface of the N-type epitaxial layer 16 at the device region side where the thermal oxidation layer 2 is formed.
- An N-type source diffusion layer 20 is formed at the surface of the center portion of the P-type base diffusion layer 19.
- a P-type insulation diffusion layer 18 contacting with the P-type base diffusion layer 19 at a position away from the gate electrode 3 is formed in a region extending from the surface of the N-type epitaxial layer 16 to the surface of the P-type semiconductor substrate 1.
- the P-type base diffusion layer 19 and the N-type source diffusion layer 20 are connected to have the same potential to lead out from the device as a collector terminal 10.
- the emitter terminal 9 is lead out from the P-type emitter diffusion layer 17, and the gate terminal (not shown) is lead out from the gate electrode 3.
- the driving integrated circuit typically has several tens or more in number of high rating voltage output transistors and corresponding output terminals in one circuit. Each output terminal is directly connected to corresponding scanning line electrode.
- the scanning line electrodes of the EL display and plasma display become loads of the driving integrated circuit. This load is capacity type having large charge amount and discharge amount, and the capacitance of each scanning line becomes several nF.
- the rated value of the output current of the driving integrated circuit becomes several hundreds mA per one output which should be large current for the integrated circuit.
- the gate width of the output transistor is formed to have large width, sixty to seventy percent of chip area is occupied by the output transistor.
- the operation characteristics of the insulated gate type bipolar transistor of the second prior art a current value may not be saturated even when the voltage is increased in the on state. Namely, the operation resistance is maintained low up to large current region, heat radiation within the transistor is small even in large current state. Also, a sufficient distance between the thermal breakdown point and the drain voltage - drain current trace (load line) upon transition from the steady state at off state to the steady state at on state, can be present. Accordingly, when the insulated gate type bipolar transistor is employed as the output transistor of the driving integrated circuit, the problem in the case where the first prior art has been generated is not encountered.
- the fabrication process such as growth of epitaxial layer and formation of the insulation diffusion layer and so forth, becomes necessary to cause significant increase of the fabrication cost.
- An insulated gate type bipolar transistor has a first conductivity type semiconductor layer.
- a second conductivity type source diffusion layer is selectively formed at the surface of the semiconductor layer.
- a second conductivity type drain diffusion layer is selectively formed at the surface of the semiconductor layer at a position distanced from the source diffusion layer.
- a first conductivity type emitter diffusion layer is formed at the surface of the drain diffusion layer. This emitter diffusion layer is completely confined in the drain diffusion layer.
- An insulation layer is formed on a region between the source diffusion layer and the drain diffusion layer at the surface of the semiconductor layer.
- a gate electrode is formed on the surface of the insulation layer.
- a collector terminal is formed on a region of the semiconductor layer where the source diffusion layer and the drain diffusion layer are not formed and electrically connected to the semiconductor layer.
- An emitter terminal electrically connected to the emitter diffusion layer and a source terminal electrically connected to the source diffusion layer are formed.
- the first conductivity type semiconductor layer may be formed on the surface of a semiconductor substrate.
- the source terminal and the collector terminal may be formed integrally and thus the source diffusion layer and the semiconductor layer may be in the same potential.
- the bipolar transistor may preferably comprise an insulation region formed at the surface of the drain diffusion layer in the outer peripheral portion of the emitter diffusion layer. It should be appreciated that forming the insulation region is optional and not essential.
- the insulation region may be formed by forming a groove and subsequently filling an insulative material within the groove.
- the insulation region may be formed with completely surrounding the circumference of the emitter diffusion layer, or, in the alternative with partly surrounding the circumference of the emitter diffusion layer.
- the insulation region may be formed in a depth greater than or equal to the half of depth of the emitter diffusion layer, or in the alternative, in a depth greater than the depth of the emitter diffusion layer.
- the gate electrode may be made of polycrystalline silicon.
- the collector terminal, the emitter terminal and the source terminal may be made of aluminum.
- the bipolar transistor taking the emitter diffusion layer as the emitter, the drain diffusion layer as the base and the semiconductor layer as the collector is formed. Since the bipolar transistor is vertical type, the collector current flows in the vertical direction and thus not concentrate on the surface. Accordingly, the maximum current which can be flown in the substrate can flow.
- the collector current of the bipolar transistor is controlled by the base current.
- the base current is controlled by the insulated gate type field effect transistor taking the gate electrode as the gate.
- the insulation gate has quite high input resistance. Therefore, little power is required for control. Therefore, by applying the control signal voltage to the insulation gate, the maximum current to be flown in the semiconductor layer can be controlled.
- the insulated gate type bipolar transistor can have self-separated structure which can be formed together with other circuit, such as low-voltage type control circuit, e.g. low-voltage type CMOS logic circuit, on a common semiconductor substrate.
- the drain current controlled by the gate voltage may significantly act as the base current of the bipolar transistor, the output current per unit area can be improved.
- FIG. 1 is a section showing an output transistor structure in the conventional integrated circuit for driving an EL display
- FIG. 2 is a section showing a structure of an insulated gate type bipolar transistor of the second prior art
- FIG. 3 is a section showing a structure of the first embodiment of an insulated gate type bipolar transistor according to the present invention
- FIG. 4 is a section showing a structure of the second embodiment of an insulated gate type bipolar transistor according to the present invention.
- FIG. 5A is a plan view showing a configuration of a groove 12 of FIG. 4;
- FIG. 5B is a plan view showing another configuration of the groove 12.
- FIG. 5C is a section showing a further configuration of the groove 12.
- FIG. 3 is a section showing a structure of the first embodiment of an insulated gate type bipolar transistor according to the present invention.
- field insulation layers 21 are selectively formed at the surface of a P-type silicon substrate (first conductivity type semiconductor layer) 1 having a resistively of 20 ⁇ cm.
- device regions are defined on the surface of the substrate 1.
- a thermal oxidation layers (insulation layer) 2 to be the gate insulation layer are selectively formed on the surface of the device region in a thickness thinner than the field insulation layers 21.
- gate electrodes 3 made of phosphorous doped polycrystalline silicon are formed in the region extending over the field insulation layer 21 and the thermal oxidation layer 2 in a thickness of appropriately 600 nm.
- An N- type drain well diffusion layer 4 is provided at the surface of the P-type silicon substrate 1 at the device region side where the thermal oxidation layer 2 is not formed.
- the diffusion layer 4 is formed in a depth of 5 ⁇ m in a region extending over adjacent field insulation layer 21.
- an N-type extended drain diffusion layer (second conductivity type drain diffusion layer) 5 is formed in a depth of 3 ⁇ m in the region wider than the N-type drain well diffusion layer 4.
- a P-type emitter diffusion layer (first conductivity type emitter diffusion layer) 6 is formed at the surface of the center portion of the drain diffusion layer 5 in the depth of 2 ⁇ m as enclosed by the drain diffusion layer 5.
- N-type source diffusion layers (second conductivity type source diffusion layer) 7 are formed at the surface of the P-type silicon substrate 1 in the device region side where the thermal oxide layer 2 are formed.
- P-type substrate contact layers 8 are formed adjacent the source diffusion layer 7. The P-type substrate contact layer 8 is in contact with the N-type source diffusion layer 7 and is formed at a position away from the gate electrode 3 in greater distance than the N-type source diffusion layer 7.
- a surface insulation layer 11 is formed over the entire surface.
- the surface insulation layer 11 is provided with contact holes in the regions aligning with center portions of respective device regions.
- An emitter terminal 9 made of aluminum is formed on the surface of the P-type emitter diffusion layer 6 exposed by formation of the contact hole.
- collector-source terminals 10 made of aluminum are formed on the surface of the N-type source diffusion layer 7 and the P-type substrate contact layer 8 exposed by formation of the contact hole.
- a gate terminal (not shown) made of aluminum is connected to the gate electrode 3.
- a pnp bipolar transistor is formed with taking the emitter diffusion layer 6 as an emitter, the N-type drain well diffusion layer 4 as base and the P-type silicon substrate 1 as collector.
- the pnp bipolar transistor is a vertical type, in which the collector current flows in vertical direction and will not concentrate on the surface. Accordingly, the possible maximum current of the silicon substrate 1 can flow.
- the collector current of the pnp bipolar transistor is controlled by the base current.
- the base current is controlled by the insulated gate-type field effect transistor taking the gate electrode 3 as a gate.
- the insulation gate has quite high input resistance and thus little power is required for control therefor. Thus, by applying a control signal voltage for the insulation gate, the maximum current to flow in the silicon substrate can be controlled.
- the epitaxial layer and buried diffusion layer are not formed, all diffusion layers can be formed by diffusing impurity from the surface of the semiconductor substrate. Thus, fabrication process can be simplified.
- the P-type silicon substrate is employed in the shown embodiment, the P-type well diffusion layer formed on the silicon substrate may be used in place of the P-type silicon substrate 1.
- FIG. 4 is a section showing the second embodiment of the insulated gate type bipolar transistor according to the present invention.
- like elements to those of the first embodiment in FIG. 3 may be identified by like reference numerals, and detailed description will be neglected for simplification of the disclosure.
- the epitaxial layer and the buried diffusion layer are not formed.
- all of the diffusion layers can be formed by diffusing impurity from the surface of the semiconductor substrate.
- similar advantages to the first embodiment can be achieved in the structure of the diffusion layer of the semiconductor substrate and structures of the insulation layer and electrode wiring on the surface of the semiconductor substrate.
- a groove (insulation region) 12 filled with insulative material is formed on the outer peripheral portion of the P-type emitter diffusion layer 6 in the depth about 1.5 ⁇ m. It should be noted that the P-type emitter diffusion layer 6 and the groove 12 are confined in the N-type drain well diffusion layer 4.
- the current when a positive voltage of 200V, for example is applied to the emitter terminal 9 via the load and when a bias of ground potential is applied to the collector-source terminal 10, the current will flow from the emitter diffusion layer 6 to the N-type source diffusion layer 7 through the N-type drain well diffusion layer 4 and the surface of the semiconductor substrate right below the gate electrode 3 depending upon the voltage applied to the gate electrode 3. At this time, the current flows below the groove 12 filled with the insulative material.
- the drain current controlled by the gate voltage significantly act on the pnp bipolar transistor as the base current to improve the output current per unit area.
- FIG. 5A is a plan view showing a configuration of a groove 12 of FIG. 4, FIG. 5B is a plan view showing another configuration of the groove 12, and FIG. 5C is a section showing a further configuration of the groove 12.
- the emitter terminal 9, the surface insulation layer 11 and the field insulation layer 21 are not illustrated.
- the groove 12 is formed to be deeper that the depth of the emitter diffusion layer 6, and the groove 12 is formed surrounding the outer peripheral portion of the emitter diffusion layer 6, thus, the output current per unit area can be improved.
- the groove 12 may be formed with partly surrounding the circumference of the emitter diffusion layer 6. Furthermore, as shown on FIG. 5C, when there is any restriction in fabrication condition, it is not essential to form the groove 12 in greater depth than the depth of the emitter diffusion layer 6. By forming the groove in the depth greater than or equal to the half of the depth of the emitter diffusion layer, the output current can be improved.
- the fabrication process can be simplified. In conjunction therewith, the fabrication cost can be significantly reduced to make it possible to obtain insulated gate type bipolar transistor suitable for large current operation.
- the bipolar transistor of the shown embodiment can be formed on the semiconductor substrate formed with the low-voltage type control circuit.
- the bipolar transistor can have self separated structure which can be formed together with other circuit, such as low-voltage type control circuit, e.g. low voltage type CMOS logic circuit.
- the drain current controlled by the gate voltage can significantly act as the base current of the bipolar transistor.
- the output current per unit area can be improved.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (2)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8-073692 | 1996-03-28 | ||
JP8073692A JP2833573B2 (en) | 1996-03-28 | 1996-03-28 | Insulated gate bipolar transistor |
Publications (1)
Publication Number | Publication Date |
---|---|
US5929485A true US5929485A (en) | 1999-07-27 |
Family
ID=13525534
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/824,318 Expired - Lifetime US5929485A (en) | 1996-03-28 | 1997-03-26 | High voltage insulated gate type bipolar transistor for self-isolated smart power IC |
Country Status (2)
Country | Link |
---|---|
US (1) | US5929485A (en) |
JP (1) | JP2833573B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6127709A (en) * | 1998-08-05 | 2000-10-03 | International Rectifier Corp. | Guard ring structure for semiconductor devices and process for manufacture thereof |
US6414370B1 (en) * | 1995-05-22 | 2002-07-02 | Hitachi, Ltd. | Semiconductor circuit preventing electromagnetic noise |
CN101118923B (en) * | 1999-10-12 | 2010-12-29 | 株式会社半导体能源研究所 | El display device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61276250A (en) * | 1985-05-30 | 1986-12-06 | Nec Corp | Semiconductor device |
JPH05283622A (en) * | 1992-03-30 | 1993-10-29 | Nec Corp | Semiconductor device |
-
1996
- 1996-03-28 JP JP8073692A patent/JP2833573B2/en not_active Expired - Fee Related
-
1997
- 1997-03-26 US US08/824,318 patent/US5929485A/en not_active Expired - Lifetime
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61276250A (en) * | 1985-05-30 | 1986-12-06 | Nec Corp | Semiconductor device |
JPH05283622A (en) * | 1992-03-30 | 1993-10-29 | Nec Corp | Semiconductor device |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6414370B1 (en) * | 1995-05-22 | 2002-07-02 | Hitachi, Ltd. | Semiconductor circuit preventing electromagnetic noise |
US20040056702A1 (en) * | 1995-05-22 | 2004-03-25 | Masahiro Nagasu | Semiconductor circuit, method of driving the same and semiconductor device |
US6127709A (en) * | 1998-08-05 | 2000-10-03 | International Rectifier Corp. | Guard ring structure for semiconductor devices and process for manufacture thereof |
CN101118923B (en) * | 1999-10-12 | 2010-12-29 | 株式会社半导体能源研究所 | El display device |
Also Published As
Publication number | Publication date |
---|---|
JP2833573B2 (en) | 1998-12-09 |
JPH09266305A (en) | 1997-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5172654B2 (en) | Semiconductor device | |
US7288816B2 (en) | Semiconductor device | |
US5191395A (en) | Mos type semiconductor device with means to prevent parasitic bipolar transistor | |
US6570229B1 (en) | Semiconductor device | |
US20020053717A1 (en) | Semiconductor apparatus | |
JPH0715006A (en) | Integrated structure protective device | |
US6218709B1 (en) | Semiconductor device and semiconductor circuit using the same | |
JPH07297373A (en) | Integrated driver circuit device for inductive load element | |
JP2601143B2 (en) | Semiconductor device | |
US6472710B2 (en) | Field MOS transistor and semiconductor integrated circuit including the same | |
US5929485A (en) | High voltage insulated gate type bipolar transistor for self-isolated smart power IC | |
US20050156249A1 (en) | Bipolar transistor and semiconductor device using same | |
US6236084B1 (en) | Semiconductor integrated circuit device having double diffusion insulated gate field effect transistor | |
US6384453B1 (en) | High withstand voltage diode and method for manufacturing same | |
KR100867572B1 (en) | High voltage integrated circuits including bipolar transistor within high voltage island area | |
JPH0888290A (en) | Semiconductor device and using method therefor | |
JP3497716B2 (en) | Horizontal insulated gate bipolar transistor | |
US8232579B2 (en) | Semiconductor device and method for producing a semiconductor device | |
JP3334027B2 (en) | High breakdown voltage horizontal semiconductor device | |
US6828651B2 (en) | Integrated structure | |
JPH01189955A (en) | Semiconductor device | |
JP3214457B2 (en) | Method for manufacturing semiconductor device | |
US8053835B1 (en) | Lateral semiconductor device comprising two layers of mutually opposite conductivity-type materials between source and drain | |
GB2166291A (en) | Stabilized constant voltage integrated electronic device, and method for the manufacture thereof | |
JPH04317336A (en) | Semiconductor device and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TAKAHASHI, KENICHIRO;REEL/FRAME:008487/0680 Effective date: 19970314 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: NEC ELECTRONICS CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013751/0721 Effective date: 20021101 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025173/0161 Effective date: 20100401 |
|
FPAY | Fee payment |
Year of fee payment: 12 |