US5583422A - Switch controller system - Google Patents

Switch controller system Download PDF

Info

Publication number
US5583422A
US5583422A US08/142,293 US14229394A US5583422A US 5583422 A US5583422 A US 5583422A US 14229394 A US14229394 A US 14229394A US 5583422 A US5583422 A US 5583422A
Authority
US
United States
Prior art keywords
controller system
switch controller
switch
voltage
storage choke
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US08/142,293
Other languages
English (en)
Inventor
Klaus Schirmer
Jakob Schillinger
Gernot Sikora
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Conti Temic Microelectronic GmbH
Original Assignee
Temic Telefunken Microelectronic GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Temic Telefunken Microelectronic GmbH filed Critical Temic Telefunken Microelectronic GmbH
Assigned to TEMIC TELEFUNKEN MICROELECTRONIC GMBH reassignment TEMIC TELEFUNKEN MICROELECTRONIC GMBH ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: SCHILLINGER, JAKOB, SCHIRMER, KLAUS, SIKORA, GERNOT
Application granted granted Critical
Publication of US5583422A publication Critical patent/US5583422A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type 
    • H01F17/0006—Printed inductances
    • H01F17/0013—Printed inductances with stacked layers
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1582—Buck-boost converters

Definitions

  • the invention relates to a switch controller system for converting an input voltage (U E ) into an output voltage (U A ) including a control amplifier and a pulse width modulator in the control loop as well as a power output stage including a storage choke (L) as the control path
  • Switch controllers are used primarily as direct voltage converters for low to medium power applications. If the input voltage range lies above the output voltage, down converters are employed in the switch controllers. If, on the other hand, the input voltage range is lower than the output voltage, up converters are employed.
  • Such switch controllers are disclosed, for example, by U. Tietzen, Ch. Schenk, in Halbleiterscibilstechnik [Semiconductor Circuit Technology], Berlin, 1989, Chapter 18.6, pages 563-571.
  • the down converter disclosed there is composed of a series connection of a series switch with a storage choke. The input of the storage choke is connected to ground potential by way of a reverse direction diode. The output voltage is obtained at the output of coil L.
  • a smoothing capacitor determines the ripple of the output voltage.
  • the storage choke receives the input voltage directly. At its output, the storage choke is connected to ground by way of a ground switch.
  • the output voltage U A is tapped by way of a diode in forward direction.
  • a smoothing capacitor here again takes care of reducing the output ripple.
  • the generation of the pulse width modulated switching signal is effected by means of two modules: a control amplifier with voltage reference and a pulse width modulator.
  • the pulse width modulator is generally composed of a sawtooth generator and a comparator. The comparator switches the switch on as long as the control voltage is greater than the delta voltage.
  • the control voltage resulting therefrom is a rectangular voltage at a fixed frequency whose keying ratio is a function of the control voltage.
  • Integrated pulse width modulators for switch controllers are known, for example, from Unitrode, Semiconductor Databook, 1987-1988, pages 12-6 to 12-11.
  • a switch controller system for converting an input voltage (U E ) into an output voltage (U A ) including a control amplifier and a pulse width modulator in the control loop, as well as a power output stage including a storage choke (L) as the control path, wherein the power output stage includes a down converter and an up converter so that an input voltage range from U E ⁇ U A to U E >U A can be fully regulated by the switch controller system.
  • the switch controller system is able to regulate the broad input voltage range from below to above the output voltage because the power output stage includes a down converter and an up converter which are actuated by a control amplifier by way of a pulse width modulator.
  • the common storage choke L has two end taps and two center taps.
  • the switch of the down converter T801 connects the end tap at the input side of the storage choke L by way of a first diode D801 with the input voltage potential.
  • a second diode D802 connects the input of the storage choke with ground potential. If the switch of up converter T803 is closed, the center tap of the storage choke L on the output side is connected with ground potential.
  • the end tap of storage choke L is connected to ground by way of a third diode D803 and a filter capacitor C. At filter capacitor C, the output voltage with respect to ground is picked up.
  • Another switch T802 when closed, connects the input side center tap of storage choke L with the input voltage U E .
  • the switch of the down converter T801 is here actuated by the pulse width modulated control signal PWM of the pulse width modulator 500.
  • the switch of the up converter T803 and the further switch T802 are actuated only if the input voltage U E lies in the lower range.
  • a voltage detector 101 which produces a voltage detection signal LVD as soon as the input voltage U E drops below a predetermined value. If this is the case, the pulse width modulated control signal is linked in a logic stage 300 with a clock signal to form the control signal VLV for the up converter. In the lower input voltage range, the further switch receives a control signal LVR which results from the linking of the pulse width modulated control signal and the voltage detection signal.
  • An advantageous feature of the invention employs switching transistors as switches for the two converters. These switching transistors receive the associated control signals PWM, LVR and VLV either directly at their base electrodes or the transistors are actuated by current sources which in turn are clocked by the respective control signals.
  • the latter possibility has the advantage that a reliable operating state is ensured for a very broad input voltage range.
  • the constant current source is operated as an amplifier for a brief moment during turn-on and the constant current determining resistance in the emitter branch of the constant current source is bridged by a capacitor. This circuit arrangement significantly improves the switching behavior of the actuated switching transistor T801-T803.
  • pulse width modulator 500 in order to produce the pulse width modulated signal PWM, compares a ramp function RG with a fixed frequency and a variable ramp edge with a fixed threshold value SW. This has the advantage that the minimum pulse width of the pulse width modulator, which is generally limited in that asymmetrically fed operational amplifiers at the inputs cannot be operated around zero, is reduced considerably.
  • the ramp generator 400 produces the ramp function RG at a fixed frequency with a ramp edge that varies as a function of the control deviation generated by the control amplifier. This is done, as an advantageous feature of the invention, by periodically discharging the capacitor C401 and subsequently recharging it by way of a controllable charging current source T601. For this purpose, the charging current source T601 is actuated by the control amplifier.
  • variable ramp edge has a plurality of stages.
  • fixed comparison points are given beforehand.
  • Such a comparison point is very precise because the angle between the functions to be compared is 90°.
  • the jitter of the pulse width modulator caused by an imprecise comparison point is reduced and thus the behavior of the entire control circuit is improved.
  • compensation circuits which generally operate at the expense of the control dynamics, can be avoided.
  • the ramp edge is stepped, for example, by clocked actuation of the charging current source T601, but it may also be effected digitally.
  • control amplifier 600 has such dimensions that it performs self-sustained oscillations whose frequency is a multiple of the frequency of the ramp function RG and whose keying ratio is a function of the control deviation.
  • the output of control amplifier 600 actuates discharging current source T601. Since thus the discharging current also flows in a keyed manner, a step function is superposed on the variable ramp edge. With this measure, the variable ramp edge can be stepped by simple means.
  • An embodiment of the storage choke as a flat coil in multi-layer technology has been found to be particularly advantageous for the switch controller system. This manner of construction leads to a reduction of the energy density in the storage choke.
  • the low capacitances between the windings and the low stray inductances lead to a low tendency to self-sustained oscillations during the moments of switching.
  • Winding planes experiencing high current loads have large conductor path widths and low numbers of windings, while winding planes experiencing low current loads have small conductor path widths and large numbers of windings.
  • the storage choke L has an annular core K.
  • the core extends perpendicular to the winding plane from the center to the edge and on the other side back through the center of the storage choke.
  • the dimensions and shape of the core are then adapted to the storage choke and not, as is generally the custom, the shape of the choke to the core. Due to the proximity of the core to the windings of the flat coil, better energy coupling is realized.
  • FIG. 1 is a block circuit diagram of the switch controller system according to the invention.
  • FIG. 2 is a basic circuit diagram of the dual output stage
  • FIG. 3 depicts details of various circuit blocks of FIG. 1;
  • FIG. 3a depicts circuit details of an embodiment of the dual output stage
  • FIGS. 4 and 5 depict the signal curves of the current through the storage choke and the curves of the switching signals
  • FIG. 6 is a diagram showing the signal timing
  • FIGS. 7, 8 and 9 depict the pulse width modulated signal PWM as a function of the ramp function
  • FIG. 10 depicts circuit details of the control amplifier
  • FIG. 11 is a diagram of the charging current of the ramp generator
  • FIG. 12 is a diagram of the stepped ramp function
  • FIG. 13 depicts the layout of the multi-layer storage choke
  • FIG. 14 is a perspective view of the storage choke of FIG. 13.
  • FIG. 1 depicts the structure of the switch controller system according to the invention as a block circuit diagram.
  • a voltage decoder 100 receives the input voltage and the output voltage. At its outputs, the voltage decoder 100 furnishes, on the one hand, a constant reference voltage U ref which is generally lower than the lowest permissible input voltage, an auxiliary voltage U H which is employed for supplying voltage to the further circuit blocks and a voltage detection signal LVD which indicates whether the input voltage lies in a lower range.
  • An oscillator stage 200 furnishes the clock pulses for operating a pulse width modulator 500, a ramp generator 400 and a logic stage 300.
  • logic stage 300 receives the pulse width modulated output signal PWM of pulse width modulator 500 and the voltage detection signal LVD of the input voltage decoder. From these input signals, logic stage 300 generates two switching signals, LVR and VLV, which are fed to the dual output stage 800.
  • Dual output stage 800 is composed of a power output stage including switching converters, an inductance (L) for energy storage and an output filter for smoothing the output voltage U A .
  • the feedback connection of the output voltage U A is effected by way of a control amplifier 600 whose output controls a ramp generator 400.
  • the variable ramp function RG of ramp generator 400 is compared with a fixed reference voltage.
  • the output signal PWM of pulse width modulator 500 controls the power switches of dual output stage 800.
  • An excess current sensor 700 which monitors the output current limits control amplifier 600 in such a manner beginning at a preselected output current I A , that the switch controller system switches from a constant voltage regulation to a constant current regulation.
  • the output current I A is limited to a maximum value as soon as the output current I A threatens to exceed this maximum value.
  • FIG. 2 shows the operational principle of the dual output stage 800.
  • Storage choke L is disposed in the center of dual output stage 800 and, in addition to the two end taps, also has two center taps.
  • the up converter produces its greatest power at a keying ratio of 50%.
  • the switching signal VLV for the switch of up converter T803 is generated by logic circuit 300 from the clock signal and the pulse width modulated output signal of pulse width modulator 500. It drops each time after a half-period duration of each switching cycle so that the switch T803 is opened no later than at this time.
  • the on-duration of the switch T803 of the up converter is determined by the linkage of the clock pulse signal with the output signal of the pulse width modulator.
  • a further switch T802 which, in the switched state, feeds the input voltage to a center tap of the storage choke.
  • the further switch T802 is actuated by the pulse width modulated output signal of pulse width modulator 500. This signal is fed to the switch T802 only if the voltage detection signal LVD is simultaneously present at logic stage 300.
  • Diode D801 which is disposed in the reverse direction between the storage choke and the switch of the up converter prevents the inverse operation of switch T801.
  • FIG. 3 shows an embodiment of a switch controller system according to the invention.
  • the voltage decoder 100, the oscillator stage 200 including an oscillator and a frequency divider, the control amplifier 600 and the excess current sensor 700 are shown here only as block circuit diagrams while the remaining circuit blocks are shown in detail.
  • the details of the dual output stage 800 are shown in FIG. 3a.
  • Input voltage decoder 100 forms the reference voltage U REF from input voltage U E , which is less than the lowest permissible input voltage.
  • Reference voltage U REF is used as the voltage reference in the other circuit blocks.
  • the voltage detection signal LVD is formed in voltage detector 101 from the difference between input voltage U E and reference voltage U ref and indicates whether the input voltage lies in the lower voltage range.
  • an auxiliary voltage U H is obtained either from input voltage U E or from output voltage U A .
  • This auxiliary voltage is lower than the output voltage U A and is employed essentially to supply the different circuit blocks in the switch controller system with voltage.
  • a precision Zener diode is operated in each case by way of a respective constant current source.
  • Oscillator stage 200 includes an oscillator OSZ and a frequency divider stage, and is configured in such a way that the fundamental oscillation is made available at a first output of the stage 200, the frequency-halved fundamental oscillation is made available at a second output of the stage 200 Q, and the inverted frequency-halved fundamental oscillation is made available at a third output Q.
  • Logic stage 300 is composed of two AND gates each having two or three inputs, respectively.
  • the voltage detection signal LVD of voltage decoder 101 is linked with the output signal of pulse width modulator 500 to form the switching signal LVR for the further switch T802.
  • switch T802 is consequently switched analogously to the output signal of pulse width modulator 500. If the input voltage lies above this range, the further switch T802 remains open.
  • the voltage detection signal LVD is linked with the output signal of the pulse width modulator 500 and additionally with the inverted frequency-halved fundamental oscillation Q of the oscillator stage to form the switching signal VLV for the switch of up converter T803. If the input voltage U E lies in the lower voltage range, the switch of up converter T803 is switched analogously to the output signal of pulse width modulator 500 only during the first half of the period duration of the switching frequency. During the second half of the period of the switching frequency, the switch of the up converter remains open so that the energy stored in the storage choke can be given to filter capacitor C.
  • FIGS. 4 and 5 depict the following: (a) the current through the storage choke; (b) the output signal PWM of pulse width modulator 500; (c) the switching signal LVR for further switch T802; (d) the switching signal VLV for the switch T803 of the up converter; (e) the voltage curve at the connection point of the further switch T802 to the storage choke; and (f) the voltage at the connection point of the switch of the up converter T803 with the storage choke.
  • the input voltage U E lies in the respective lower voltage range.
  • input voltage U E is lower than in FIG. 5 which is also illustrated by the width of switching signal VLV for the switch of the up converter. This pulse is smaller in FIG. 5d than in FIG. 4d.
  • the output stage of the switch controller system has three switching states which are a function of the input voltage U E and smoothly change from one to the other.
  • the switching between the switching states is effected as a function of input voltage U E essentially by logic stage 300.
  • the second switch T802 and the third switch T803 remain blocked due to the absence of the voltage detection signal while the first switch T801 is actuated with a variable keying ratio. In this operating domain, only the down converter T801, D802, L is in operation.
  • ramp generator 400 constitutes an important function block in the switch controller system according to FIG. 3. While conventional pulse width modulators compare a variable threshold value with a defined ramp of a sawtooth generator, in the switch controller system presented here a ramp function RG with a fixed frequency and a variable edge is compared with a defined reference voltage. Since operational amplifiers which are asymmetrically fed as comparators cannot be operated around the zero point at the two inputs, the problem arises in connection with the prior art pulse width modulators that the variable threshold must not go toward zero and thus the minimum pulse width of the pulse width modulator is restricted considerably. If, however, a variable edge of the ramp function RG is compared with a fixed threshold, the minimum and maximum pulse width, respectively, of the output signal of pulse width modulator 500 are a function only of the minimum or maximum rise, respectively, of the ramp edge.
  • ramp generator 400 is fed the fundamental frequency and the frequency-halved fundamental frequency of oscillator stage 200.
  • the two signal curves are shown in the pulse diagrams OSZ and FT of FIG. 6. If, for the time duration TC, the pulse of the fundamental oscillator frequency OSZ overlaps the halved fundamental frequency FT of the frequency divider, capacitor C401 is discharged by way of transistor T402 during the time TC. This process occurs periodically with the frequency of the halved fundamental oscillation and marks the almost perpendicularly rising fixed edge of ramp function RG.
  • capacitor C401 is charged by way of a further transistor T403 and a controllable current source T601 of the control amplifier. At the point where capacitor C401 is connected with current source T601, this produces the ramp voltage RG with a fixed frequency and a variable ramp edge as shown in FIG. 6.
  • the steepness of the ramp edge can be set by way of the charging current generated by the controllable current source T601.
  • the flattest rise results in the embodiment of FIG. 3 from the magnitude of resistor R404 which connects the emitter of transistor T403 with ground. On the other side, the maximum steepness of the ramp edge is limited by the magnitude of the emitter resistance R614 of the controllable loading current source T601.
  • the pulse width modulator 500 is essentially composed of an operational amplifier IC501 that is connected to operate as a comparator and compares the ramp function, which has a fixed frequency and a variable ramp edge, with a firmly defined voltage reference. If the ramp voltage drops below the voltage reference, the output voltage of operational amplifier IC501 rises suddenly. If the ramp function rises again due to discharging of capacitor C401, the voltage pulse at the output of operational amplifier IC501 is terminated.
  • FIG. 6 shows the output signal PWM of pulse width modulator 500 together with the ramp function RG and clock pulse signals FT and OSZ of the oscillator stage.
  • FIGS. 7, 8 and 9 show output pulses of various widths from pulse width modulator 500 as a function of the ramp function RG with a fixed reference voltage. The reference voltage is shown in the figures as a dashed horizontal line. It is evident that the maximum pulse width is dependent upon the minimum charging and discharging time of capacitor C401, while the minimum pulse width may also go toward zero. In that case, capacitor C401 is no longer charged within the period duration of the ramp function to the extent that the voltage is lower than the reference voltage.
  • FIG. 3a depicts an embodiment of the dual output stage 800 whose basic configuration has already been discussed in connection with FIG. 2.
  • the operation of switches T801-T803 is here taken over by the corresponding transistors T801-T803.
  • the first transistor T801 receives the input voltage U E at its emitter.
  • the collector is connected, by means of a first diode that is connected in the forward direction, with the input side end tap of the storage choke.
  • the second diode D802 in the reverse direction connects the input side end tap of storage choke L with the ground contact.
  • the base of transistor T801 is connected with the first constant current source formed by transistor T806.
  • Transistor T806 is clocked by the output signal of pulse width modulator 500 so that the transistor T801 operating as a switch of the down controller is also clocked by the pulse width modulated signal PWM.
  • Transistor T801 together with the second diode D802 and storage choke L constitutes the part of the output stage that operates as a pure down or step-down converter if the input voltage is sufficiently high. Then the two AND gates of logic stage 300 are blocked due to the absence of the voltage detection signal and no switching signal reaches the other two switches of the dual output stage T802, T803.
  • the emitter terminal of the third transistor T803 is connected with ground potential. Its collector is connected with the output side center tap of storage choke L. Together with the third diode D803, which in the forward direction connects the output side end tap of the storage choke with filter capacitor C, this arrangement, taken by itself, constitutes an up or buck-boost converter.
  • the third switching transistor T803 is actuated by way of two further clocked current sources with turn-on override T804, T807 by the switching signal VLV of the second AND gate of logic stage 300. Since half the fundamental frequency is present at one input of the second AND gate, it is ensured that the third switching transistor is clocked at a maximum switching rate of 50% of the period duration. With this keying ratio, the up converter produces its greatest power.
  • the up converter Since the second AND gate receives, at a further input, the voltage detection signal LVD of voltage decoder 101, the up converter operates only if the input voltage lies in the lower voltage range. In the transition range which lies between the operating mode as a pure up converter with a keying ratio of 50% and the operating mode as a pure down converter, it is necessary to turn off input voltage U E in a keyed manner and to keep the output voltage U A constant.
  • the second switching transistor T802 whose emitter terminal is connected with input voltage U E . Its collector is connected with the input side center tap of storage choke L.
  • the second switching transistor T802 is actuated by way of a further clocked current source T805 by the switching signal LVR of the first AND gate of logic stage 300. Since the first AND gate of logic stage 300 links the voltage detection signal LVD of voltage detector 101 with the output signal PWM of pulse width modulator 500, the second switch is switched, in the lower range of input voltage U E , with the signal of pulse width modulator PWM. The result is that the maximum keying ratio of 50% of the up converter is reduced by the turn-off time of pulse width modulator 500 and simultaneously the input voltage U E is turned off from storage choke L.
  • the diode between the first switching transistor T801 and the input side end tap of storage choke L prevents the inverse operation of the first switching transistor T801 during up converter operation.
  • switching transistors T801-T803 are actuated by way of clocked current sources with turn-on override, reliable switching of the switching transistors is ensured over the broad input voltage range.
  • the emitter of the current source transistor is connected with a parallel connection of a resistor and a capacitor with the input voltage and with ground potential, respectively.
  • the current determining emitter resistor is ineffective until the parallel connected capacitor is charged.
  • the circuit initially operates as an amplifier and thereafter changes to constant current operation.
  • Such clocked current sources with turn-on override are provided repeatedly in the circuit according to FIG. 3a and accelerate the switching behavior of the thus actuated switching transistors T801-T803.
  • the voltage obtained at the end tap on the output side of storage choke L is smoothed by filter capacitor C toward the output voltage U A .
  • the output voltage U A is fed to a control amplifier 600 and is there compared with a voltage reference.
  • the control amplifier controls the charging current of ramp generator 400 by way of a controllable charging current source T601 and thus, by way of the steepness of the variable ramp edge, it controls the keying ratio of the pulse width modulator.
  • a current sensor resistor RS is also disposed in the output branch of dual output stage 800.
  • the voltage U RS present at the first end of resistor RS is compared by excess current sensor 700 with the output voltage U A at the other end of the resistor.
  • the difference between the two voltages is a measure for the magnitude of the output current I A of the switch controller system and is compared with a voltage reference. If the output current I A exceeds a maximum permissible value, excess current sensor 700 limits the voltage reference of control amplifier 600. In this way, at a maximum output current I Amax , the switch controller system changes from a constant voltage control behavior to a constant current control behavior. Thus the switch controller system is made resistant to short circuits.
  • FIG. 10 depicts a particularly advantageous embodiment of control amplifier 600.
  • control amplifier 600 controls the charging current of the edge determining capacitor C401 of ramp generator 400.
  • the ramp edge is advantageous to provide with a plurality of steps.
  • the generation of the steps in the variable ramp edge may be effected, for example, by digital means.
  • the ramp is stepped by means of a pulsed actuation of charging current source T601.
  • FIG. 11 shows the current through charging current source T601 as a function of time for two different control deviations.
  • the control amplifier 600 of FIG. 10 is designed in such a way that differential amplifier IC601 performs self-sustained oscillations whose frequency corresponds to a multiple of the ramp frequency.
  • FIG. 12 shows the steps on the ramp function RG as they result from the pulsed charging current.
  • the differences in the time axes of FIGS. 11 and 12 should be noted.
  • the stepped ramp edge improves the comparison with the voltage reference and thus prevents jitter in the pulse width modulator.
  • FIG. 13 shows an embodiment of the storage choke L of the switch controller system in an embodiment as a flat coil in multi-layer construction.
  • the respectively facing coil pairs L1-L2, L3-L4, L5-L6, L7-L8 each constitute the top face OS and the bottom face US of a metal flat coil applied to a substrate material T1-T4.
  • the pairs are joined and connected with one another in the center of the winding so that coil pairs are created which extend on the one side of the substrate material from the outside toward the inside and on the other side of the substrate layer from the inside toward the outside without the winding direction changing.
  • the individual coil pairs are packed on top of one another with an insulating layer between each pair and are connected at the outer end points of the winding with the beginning of the subsequent coil pair.
  • the center taps of the storage choke are also brought out.
  • a particular advantage of this arrangement is that, depending on the current load on the partial coils of storage choke L from the individual switches of the switch controller system, the width of the conductor paths and the number of windings can be varied.
  • the two center coil pairs L3-L4, L5-L6, which each carry the high current load in up converter operation of the controller system are provided with correspondingly broad conductor paths.
  • the widths of the conductor paths of the two outer coil pairs L1-L2, L7-L8 which are subjected to a significantly lower current load, are smaller than those of the two inner coil pairs L3-L4, L5-L6. At the same time, the number of windings are greater.
  • the thus constructed storage choke L further has an annular core K which encloses the storage choke L from the center of the windings toward the edge in a direction perpendicular to the winding plane (two "U-shaped cores").
  • the core dimensions and the shape of the core are adapted to the flat coil.
  • Core K is adapted to the windings and not the windings to the core.
  • FIG. 14 shows the storage choke in a perspective view.
  • the storage choke in multi-layer construction has the following advantages over conventional storage chokes: a reduction of the energy density, low capacitances between the windings, low stray inductances, low tendency to self-sustained oscillations during the moments of switching with simultaneous reduction of the core size and a simplified manufacturing process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dc-Dc Converters (AREA)
US08/142,293 1992-03-20 1993-03-19 Switch controller system Expired - Fee Related US5583422A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE4209053A DE4209053A1 (de) 1992-03-20 1992-03-20 Schaltreglersystem
DE4209053.9 1992-03-20
PCT/EP1993/000674 WO1993019514A2 (fr) 1992-03-20 1993-03-19 Systeme regulateur a decoupage

Publications (1)

Publication Number Publication Date
US5583422A true US5583422A (en) 1996-12-10

Family

ID=6454596

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/142,293 Expired - Fee Related US5583422A (en) 1992-03-20 1993-03-19 Switch controller system

Country Status (4)

Country Link
US (1) US5583422A (fr)
EP (1) EP0631697B1 (fr)
DE (2) DE4209053A1 (fr)
WO (1) WO1993019514A2 (fr)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0825724A2 (fr) * 1996-08-21 1998-02-25 Philips Patentverwaltung GmbH Appareil électronique avec dispositif d'accumulation d'énergie électrique
US5870270A (en) * 1997-10-13 1999-02-09 Bachmann Industries, Inc. Non-burnout controller for a switching coil
WO2000067366A1 (fr) * 1999-05-04 2000-11-09 Koninklijke Philips Electronics N.V. Convertisseur continu-continu
EP1286454A2 (fr) * 2001-05-30 2003-02-26 Harman/Becker Automotive Systems (Becker Division) GmbH Régulateur à découpage et amplificateur
US20050007080A1 (en) * 2003-07-11 2005-01-13 Hiroki Wake Semiconductor device including DC-DC converter control circuit
WO2005022736A1 (fr) * 2003-08-27 2005-03-10 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Regulateur a decoupage
FR2977410A1 (fr) * 2011-06-30 2013-01-04 St Microelectronics Grenoble 2 Modulation de largeur d'impulsion sans comparateur
US20130094254A1 (en) * 2011-10-12 2013-04-18 Leadtrend Technology Corp. Methods and power controllers for primary side control
US20150181141A1 (en) * 2013-12-19 2015-06-25 City University Of Hong Kong Signal modulating interface for a solid state electronic device
CN113474997A (zh) * 2019-02-15 2021-10-01 西门子股份公司 具有电流调节的电子开关

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19511743A1 (de) * 1995-03-31 1996-10-02 Micron Electronics Devices Gmb Elektrischer Schaltkreis zum Ansteuern eines wenigstens eine Magnetspule aufweisenden magnetischen Aktuators sowie Magnetventil mit einem solchen Schaltkreis
US5920471A (en) * 1996-08-30 1999-07-06 Sgs-Thomson Microelectronics, Srl Method and apparatus for automatic average current mode controlled power factor correction without input voltage sensing
DE19960121A1 (de) * 1999-12-13 2001-07-12 Mtm Power Mestechnik Mellenbac Beleuchtungsvorrichtung
DE102007037557B4 (de) 2007-08-09 2014-05-15 Werner Turck Gmbh & Co. Kg Auf- / Abwärtswandler mit unterdrückbarer Aufwärtswandelfunktion
DE102012217565A1 (de) 2012-09-27 2014-03-27 Zf Friedrichshafen Ag Drosselvorrichtung für einen Schaltregler, Schaltregler und Verfahren zum Glätten eines überlagerten Wechselsignals
CN106787773A (zh) * 2017-03-14 2017-05-31 合肥工业大学智能制造技术研究院 无直通问题的直流变压器

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2911605A (en) * 1956-10-02 1959-11-03 Monroe Calculating Machine Printed circuitry
US3238480A (en) * 1966-03-01 Printed circuit electrical windings and inductive apparatus using such windings
DE1905369A1 (de) * 1969-02-04 1970-08-06 Telefonbau & Normalzeit Gmbh Schaltungsanordnung zum Bezug einer Ausgangsgleichspannung bestimmter Groesse aus einer eine Eingangsgleichspannung anderer,jedoch polungsrichtungsgleicher Groesse liefernden Spannungsquelle
DE2260492A1 (de) * 1972-12-11 1974-06-12 Wilfried Strauss Elektrischer transformator mit gedruckter anordnung
US4266150A (en) * 1977-09-10 1981-05-05 Licentia Patent-Verwaltungs-G.M.B.H. Circuit arrangement for operating electromechanical switching devices
JPS56101222A (en) * 1980-01-18 1981-08-13 Nippon Telegr & Teleph Corp <Ntt> Variable power supply circuit system
EP0105869A2 (fr) * 1982-10-04 1984-04-18 Friedmann & Maier Aktiengesellschaft Commutateur électronique
US4618812A (en) * 1984-04-11 1986-10-21 Fuji Photo Film Co., Ltd. Direct current power control on selectable voltage step-up and step-down
US4675547A (en) * 1985-03-28 1987-06-23 Kollmorgen Technologies Corpn. High power transistor base drive circuit
DE3608082A1 (de) * 1986-03-07 1987-09-10 Licentia Gmbh Schaltungsanordnung zur konstanthaltung der ausgangsgleichspannung bei wechselnder eingangsgleichspannung einer tiefsetz-hochsetzstellerkombination
DE3628138A1 (de) * 1986-08-19 1988-02-25 Ant Nachrichtentech Schaltregler
DE8801879U1 (de) * 1988-02-13 1988-04-07 Akyürek, Altan, Dipl.-Ing., Wien Induktivität für Leistungselektronik- bzw. Leistungselektrikanwendungen
US4742316A (en) * 1986-06-09 1988-05-03 U.S. Philips Corporation Pulse-width modulator
US4803609A (en) * 1985-10-31 1989-02-07 International Business Machines Corporation D. C. to D. C. converter
US4873757A (en) * 1987-07-08 1989-10-17 The Foxboro Company Method of making a multilayer electrical coil
US4967138A (en) * 1987-04-22 1990-10-30 Siemens Aktiengesellschaft Switched-mode regulator with inductor current simulation circuit
DE3914069A1 (de) * 1989-04-28 1990-10-31 Standard Elektrik Lorenz Ag Schaltungsanordnung zur steuerung einer aus hochsetzsteller und tiefsetzsteller bestehenden spannungsversorgungseinheit
US5099183A (en) * 1990-09-14 1992-03-24 American Power Equipment Company Proportional-integral process controller having a comparator with a variable slope ramp generator and a constant threshold generator

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3238480A (en) * 1966-03-01 Printed circuit electrical windings and inductive apparatus using such windings
US2911605A (en) * 1956-10-02 1959-11-03 Monroe Calculating Machine Printed circuitry
DE1905369A1 (de) * 1969-02-04 1970-08-06 Telefonbau & Normalzeit Gmbh Schaltungsanordnung zum Bezug einer Ausgangsgleichspannung bestimmter Groesse aus einer eine Eingangsgleichspannung anderer,jedoch polungsrichtungsgleicher Groesse liefernden Spannungsquelle
DE2260492A1 (de) * 1972-12-11 1974-06-12 Wilfried Strauss Elektrischer transformator mit gedruckter anordnung
US4266150A (en) * 1977-09-10 1981-05-05 Licentia Patent-Verwaltungs-G.M.B.H. Circuit arrangement for operating electromechanical switching devices
JPS56101222A (en) * 1980-01-18 1981-08-13 Nippon Telegr & Teleph Corp <Ntt> Variable power supply circuit system
EP0105869A2 (fr) * 1982-10-04 1984-04-18 Friedmann & Maier Aktiengesellschaft Commutateur électronique
US4618812A (en) * 1984-04-11 1986-10-21 Fuji Photo Film Co., Ltd. Direct current power control on selectable voltage step-up and step-down
US4675547A (en) * 1985-03-28 1987-06-23 Kollmorgen Technologies Corpn. High power transistor base drive circuit
US4803609A (en) * 1985-10-31 1989-02-07 International Business Machines Corporation D. C. to D. C. converter
DE3608082A1 (de) * 1986-03-07 1987-09-10 Licentia Gmbh Schaltungsanordnung zur konstanthaltung der ausgangsgleichspannung bei wechselnder eingangsgleichspannung einer tiefsetz-hochsetzstellerkombination
US4742316A (en) * 1986-06-09 1988-05-03 U.S. Philips Corporation Pulse-width modulator
DE3628138A1 (de) * 1986-08-19 1988-02-25 Ant Nachrichtentech Schaltregler
US4967138A (en) * 1987-04-22 1990-10-30 Siemens Aktiengesellschaft Switched-mode regulator with inductor current simulation circuit
US4873757A (en) * 1987-07-08 1989-10-17 The Foxboro Company Method of making a multilayer electrical coil
DE8801879U1 (de) * 1988-02-13 1988-04-07 Akyürek, Altan, Dipl.-Ing., Wien Induktivität für Leistungselektronik- bzw. Leistungselektrikanwendungen
DE3914069A1 (de) * 1989-04-28 1990-10-31 Standard Elektrik Lorenz Ag Schaltungsanordnung zur steuerung einer aus hochsetzsteller und tiefsetzsteller bestehenden spannungsversorgungseinheit
US5099183A (en) * 1990-09-14 1992-03-24 American Power Equipment Company Proportional-integral process controller having a comparator with a variable slope ramp generator and a constant threshold generator

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
Dirk Van Der Linde et al.: Design of a High Frequency Planar Power Transformer in Multilayer Technology. In: IEEE Transactions on Industrial Electronics, vol. 38, No. 2, Apr. 1991, pp. 135 141. *
Dirk Van Der Linde et al.: Design of a High-Frequency Planar Power Transformer in Multilayer Technology. In: IEEE Transactions on Industrial Electronics, vol. 38, No. 2, Apr. 1991, pp. 135-141.
U. Tietzen, Ch. Schenk: "Halbleiter-Schaltungstechnik" [Semiconductor Circuit Technology], Berlin 1989, Chapter 18.6, pp. 563-571.
U. Tietzen, Ch. Schenk: Halbleiter Schaltungstechnik Semiconductor Circuit Technology , Berlin 1989, Chapter 18.6, pp. 563 571. *
Unitrode: Semiconductor Databook, 1987 1988, pp. 12 6 to 12 11. *
Unitrode: Semiconductor Databook, 1987-1988, pp. 12-6 to 12-11.

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0825724A2 (fr) * 1996-08-21 1998-02-25 Philips Patentverwaltung GmbH Appareil électronique avec dispositif d'accumulation d'énergie électrique
EP0825724A3 (fr) * 1996-08-21 2003-05-21 Philips Intellectual Property & Standards GmbH Appareil électronique avec dispositif d'accumulation d'énergie électrique
US5870270A (en) * 1997-10-13 1999-02-09 Bachmann Industries, Inc. Non-burnout controller for a switching coil
WO2000067366A1 (fr) * 1999-05-04 2000-11-09 Koninklijke Philips Electronics N.V. Convertisseur continu-continu
EP1286454A2 (fr) * 2001-05-30 2003-02-26 Harman/Becker Automotive Systems (Becker Division) GmbH Régulateur à découpage et amplificateur
EP1286454A3 (fr) * 2001-05-30 2003-03-05 Harman/Becker Automotive Systems (Becker Division) GmbH Régulateur à découpage et amplificateur
US20050007080A1 (en) * 2003-07-11 2005-01-13 Hiroki Wake Semiconductor device including DC-DC converter control circuit
US7292016B2 (en) * 2003-07-11 2007-11-06 Seiko Instruments Inc. Buck/boost DC-DC converter control circuit with input voltage detection
US20060192541A1 (en) * 2003-08-27 2006-08-31 Michael Hackner Switching regulator
WO2005022736A1 (fr) * 2003-08-27 2005-03-10 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Regulateur a decoupage
FR2977410A1 (fr) * 2011-06-30 2013-01-04 St Microelectronics Grenoble 2 Modulation de largeur d'impulsion sans comparateur
US8872594B2 (en) 2011-06-30 2014-10-28 Stmicroelectronics Sa Comparator-less pulse-width modulation
US20130094254A1 (en) * 2011-10-12 2013-04-18 Leadtrend Technology Corp. Methods and power controllers for primary side control
US9236793B2 (en) * 2011-10-12 2016-01-12 Leadtrend Technology Corp. Methods and power controllers for primary side control
US20150181141A1 (en) * 2013-12-19 2015-06-25 City University Of Hong Kong Signal modulating interface for a solid state electronic device
US9237288B2 (en) * 2013-12-19 2016-01-12 City University Of Hong Kong Signal modulating interface for a solid state electronic device
CN113474997A (zh) * 2019-02-15 2021-10-01 西门子股份公司 具有电流调节的电子开关
US11509301B2 (en) * 2019-02-15 2022-11-22 Siemens Aktiengesellschaft Electronic switch with current regulation

Also Published As

Publication number Publication date
EP0631697B1 (fr) 1997-09-03
DE59307278D1 (de) 1997-10-09
WO1993019514A2 (fr) 1993-09-30
DE4209053A1 (de) 1993-09-23
WO1993019514A3 (fr) 1993-10-28
EP0631697A1 (fr) 1995-01-04

Similar Documents

Publication Publication Date Title
US5583422A (en) Switch controller system
US6118675A (en) Method and apparatus for controlling power transfer in a flyback converter by modulating the power switch off time during transient conditions
Cuk et al. Advances in switched-mode power conversion part I
US5973944A (en) Inductorless step-up and step-down converter with inrush current limiting
US5434768A (en) Fixed frequency converter switching at zero voltage
EP0508664B1 (fr) Convertisseur continu-continu
US6091233A (en) Interleaved zero current switching in a power factor correction boost converter
US8970198B2 (en) Switch-mode power supply having reduced audible noise
US4774649A (en) Integrated magnetic resonant power converter
EP0840431B1 (fr) Convertisseur de puissance
US5677619A (en) Method and apparatus for multiple output regulation in a step-down switching regulator
US8004253B2 (en) Duty cycle dependent non-linear slope compensation for improved dynamic response
CN103516216B (zh) 数字开关模式电压调节器
US8269471B2 (en) Method for DC/DC conversion and DC/DC converter arrangement including four switching phases
US5793626A (en) High efficiency bimodal power converter and method of operation thereof
US20090128101A1 (en) Power conversion circuit
CN103078503B (zh) 接通时间采样防止
US10326366B2 (en) Zero-voltage switch-mode power converter
JPH04372572A (ja) スイッチング回路及びそれを用いた変換装置、力率改善電源装置
Hanson et al. A high-frequency power factor correction stage with low output voltage
US10523124B1 (en) Two-stage multi-phase switching power supply with ramp generator DC offset for enhanced transient response
US20190190373A1 (en) Multi Output Three Level Buck Converter
Iyer et al. Hybrid control strategy to extend the ZVS range of a dual active bridge converter
US5430405A (en) Control circuit for converters operating in the discontinuous mode
US5189601A (en) Half bridge converter with current mode controller

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEMIC TELEFUNKEN MICROELECTRONIC GMBH, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SCHIRMER, KLAUS;SCHILLINGER, JAKOB;SIKORA, GERNOT;REEL/FRAME:008055/0906;SIGNING DATES FROM 19931203 TO 19931216

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 20001210

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362