US5477966A - Packing box for lead terminal type semiconductor product - Google Patents

Packing box for lead terminal type semiconductor product Download PDF

Info

Publication number
US5477966A
US5477966A US08/263,352 US26335294A US5477966A US 5477966 A US5477966 A US 5477966A US 26335294 A US26335294 A US 26335294A US 5477966 A US5477966 A US 5477966A
Authority
US
United States
Prior art keywords
packing box
semiconductor devices
side portions
lead terminals
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/263,352
Inventor
Shogo Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Assigned to FUJI ELECTRIC CO., LTD. reassignment FUJI ELECTRIC CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OGAWA, SHOGO
Application granted granted Critical
Publication of US5477966A publication Critical patent/US5477966A/en
Assigned to FUJI ELECTRIC SYSTEMS CO., LTD. reassignment FUJI ELECTRIC SYSTEMS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.
Assigned to FUJI ELECTRIC CO., LTD. reassignment FUJI ELECTRIC CO., LTD. MERGER AND CHANGE OF NAME Assignors: FUJI ELECTRIC SYSTEMS CO., LTD. (FES), FUJI TECHNOSURVEY CO., LTD. (MERGER BY ABSORPTION)
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/0084Containers and magazines for components, e.g. tube-like magazines
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K9/00Screening of apparatus or components against electric or magnetic fields
    • H05K9/0067Devices for protecting against damage from electrostatic discharge

Definitions

  • the present invention relates to a packing box used for lead terminal type semiconductor devices, including insulated gate type semiconductor devices such as MOSFETs and IGBTs.
  • insulated gate semiconductor devices or products such as a MOSFETs or IGBTs may break down if electrostatic voltage is applied accidentally between the terminals. Therefore, electrostatic voltage must be prevented when such semiconductor products are shipped or stored.
  • FIG. 4 shows a shape or configuration of a single in-line type lead terminal semiconductor device, wherein reference numeral 1 represents a resin package incorporating therein the insulated gate semiconductor elements such as MOSFETs and IGBTs alone or together with other electronic elements, and reference numeral 2 represents lead terminals projecting from the package 1 and arranged linearly.
  • reference numeral 1 represents a resin package incorporating therein the insulated gate semiconductor elements such as MOSFETs and IGBTs alone or together with other electronic elements
  • reference numeral 2 represents lead terminals projecting from the package 1 and arranged linearly.
  • a corrugated fiberboard packing box 3 as shown in FIG. 5 has been prepared.
  • the packing box 3 comprises a box body 3a, inner partitions 3b, and an upper cover 3c.
  • the products 4 are put in conductive bags 5, which shield the products electrostatically.
  • the products are then placed in the box 3 so that the lead terminals 2, which are not mechanically strong, orient upwardly.
  • the cover 3c is then placed on the box body 3a.
  • a piece of metal may be attached to the lead terminals 2 of each semiconductor product for short-circuitting to thereby prevent the product from breakdown due to electrostatic voltage.
  • each semiconductor product 4 must be put in a conductive bag, or some other method must be applied to prevent the product from breakdown due to electrostatic voltage before the products are packed in the packing box 3.
  • This method is also troublesome when the packing box 3 is opened at the destination to take out the semiconductor products 4, because each product 4 must be picked up from a portion situated between the inner partitions 3b of the box body 3a, and the bag 5 must then be removed.
  • the semiconductor products may shake and collide with the cover or side wall of the box 3 as a result of shocks or vibrations that may occur during transportation, to thereby cause the lead terminals 2 to be damaged.
  • the present invention has been made, and it is objects of the invention to provide a packing box for solving the problems that often occur with the lead terminal type semiconductor products, and for allowing the products in the box to be securely held in place, for enabling simple packing and taking out the products as well as for preventing the product from breakdown due to electrostatic voltage.
  • a plurality of products is arranged and retained in a packing box, and a conductive cushioning material is positioned against the lead terminals of the semiconductor products to collectively hold the products securely in the box.
  • the cushioning material used in the packing method is preferably a conductive sponge, into which the lead terminals of the semiconductor products can easily be inserted or stuck.
  • the packing box of the invention which is used to implement the above packing method for single in-line lead terminal semiconductor devices, includes a conductive sponge as a cushioning material for collectively holding the products securely in the box with the lead terminals directing upwardly.
  • the conductive sponge is pressed against the lead terminals of the respective semiconductor products to hold the products in place.
  • the packing box is preferably formed in such a way that the conductive sponge is attached to the back surface of the packing box cover.
  • the sponge should be of a thickness to allow the lead terminals of the semiconductor device to enter into the sponge attached to the box cover in the condition that the cover is placed on the box.
  • the packing box of the above structure even if the semiconductor products are packed without a bag or any other covering device, the products are stably held by the cushioning material. Consequently, the semiconductor products do not shake despite the vibrations that may occur during transportation, to thereby protect the fragile lead terminals.
  • the lead terminals of the semiconductor products are sticked into the conductive sponge to cause short-circuitting of the lead terminals, the semiconductor products are completely protected from the gate breakdown due to electrostatic voltage, even if each semiconductor product is not put in a conductive bag or other such device to prevent electrostatic voltage.
  • the box is turned upside down and the box body is raised to thereby unpack the products from the box body.
  • the products are picked up from the box body in the condition that the lead terminals are still stuck in the conductive sponge on the cover.
  • the products can be simply taken out individually from the conductive sponge by hand without touching the lead terminals.
  • FIG. 1 is an explanatory perspective view illustrating a procedure for packing semiconductor products together with a packing box in accordance with the invention
  • FIG. 2 is a partial section view of the packing box of FIG. 1 with the semiconductor products in the packed state;
  • FIG. 3 is an explanatory perspective view illustrating a procedure for unpacking the products from the packing box shown in FIG. 1 and taking out the semiconductor products;
  • FIG. 4 is a perspective view of a lead terminal type semiconductor device for which the invention is used.
  • FIG. 5 is an explanatory perspective view illustrating a packing box as well as a conventional procedure for packing the semiconductor products.
  • a packing box 3 is formed of a box body 3a, inner partitions 3b, a cover 3c and a conductive sponge 6 attached to the back surface of the cover 3c to serve as a cushioning material.
  • the cushioning material is a soft foam formed by mixing conductive powder and a foaming agent in a resin material. The lead terminals of the semiconductor product to be retained in the box can be easily stuck or entered into the cushioning material.
  • the semiconductor products may be a single in-line lead terminal type semiconductor product 4, such as an insulated gate type semiconductor element.
  • the semiconductor products are situated in the spaces between the inner partitions 3b with the lead terminals 2 directing upwardly.
  • the cover 3c is then placed on the box body. The box in the packed state is shown in FIG. 2.
  • the inner partition 3b inside the box body 3a is of nearly the same height as the length of a package 1 of the semiconductor product 4.
  • the conductive sponge 6 has nearly the same lateral area as the opening of the box body 3a and is attached to the back surface of the cover 3c.
  • the conductive sponge 6 is of a thickness for allowing at least the tip of the lead terminals protruding from the package 1 to enter or stick into the sponge 6 in the packed state, as shown in FIG. 2.
  • the conductive sponge 6 serves as a cushioning material to collectively hold the products 4 in the box body, as shown in FIG. 2. Therefore, the semiconductor products 4 are stably held in place in the box without being shaken, even if vibrations occur during transportation. In this way, the lead terminals 2, which are not mechanically strong, are prevented from accidental damages. The lead terminals of the semiconductor product 4 are stuck into the conductive sponge 6 to cause short-circuitting of the terminals, so that the products are protected from gate breakdown due to electrostatic voltage.
  • electrostatic voltage generated in the operator's body may be discharged into the lead terminal when it is touched to break down the semiconductor gate device.
  • the semiconductor device since the operator need not touch the lead terminal, the semiconductor device is not damaged by the electrostatic voltage.
  • the semiconductor products can be easily inserted into and removed from the packing box, and it is unnecessary to take troublesome action, such as covering the semiconductor product, to prevent the product from breakdown due to electrostatic voltage.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Packaging Frangible Articles (AREA)
  • Details Of Rigid Or Semi-Rigid Containers (AREA)
  • Packaging Of Annular Or Rod-Shaped Articles, Wearing Apparel, Cassettes, Or The Like (AREA)

Abstract

A packing device for semiconductor devices with lead terminals includes a packing box, partitions for separating a space in the packing box, and a cover. A conductive sponge used as a cushioned packing material is attached to the back surface of the cover. The semiconductor devices are placed in the packing box 3 with the lead terminals 2 facing upwardly. In this packed state, the conductive sponge is pressed against the lead terminals to collectively hold the semiconductor devices securely in the box. Thus, short-circuitting of the lead terminals is made to prevent gate of the semiconductor devices from breaking down as a result of electrostatic voltage.

Description

BACKGROUND OF THE INVENTION AND RELATED ART STATEMENT
The present invention relates to a packing box used for lead terminal type semiconductor devices, including insulated gate type semiconductor devices such as MOSFETs and IGBTs.
The gates of insulated gate semiconductor devices or products such as a MOSFETs or IGBTs may break down if electrostatic voltage is applied accidentally between the terminals. Therefore, electrostatic voltage must be prevented when such semiconductor products are shipped or stored.
The semiconductor products, structure of conventional packing boxes, and conventional packing procedure as stated above are explained with reference to FIGS. 4 and 5. FIG. 4 shows a shape or configuration of a single in-line type lead terminal semiconductor device, wherein reference numeral 1 represents a resin package incorporating therein the insulated gate semiconductor elements such as MOSFETs and IGBTs alone or together with other electronic elements, and reference numeral 2 represents lead terminals projecting from the package 1 and arranged linearly.
In order to pack such semiconductor products before shipment, a corrugated fiberboard packing box 3 as shown in FIG. 5 has been prepared. The packing box 3 comprises a box body 3a, inner partitions 3b, and an upper cover 3c. When semiconductor products 4 are packed in the packing box 3, the products 4 are put in conductive bags 5, which shield the products electrostatically. The products are then placed in the box 3 so that the lead terminals 2, which are not mechanically strong, orient upwardly. The cover 3c is then placed on the box body 3a. Instead of the conductive bag 5, a piece of metal may be attached to the lead terminals 2 of each semiconductor product for short-circuitting to thereby prevent the product from breakdown due to electrostatic voltage.
The above conventional packing method is, however, not very efficient because each semiconductor product 4 must be put in a conductive bag, or some other method must be applied to prevent the product from breakdown due to electrostatic voltage before the products are packed in the packing box 3. This method is also troublesome when the packing box 3 is opened at the destination to take out the semiconductor products 4, because each product 4 must be picked up from a portion situated between the inner partitions 3b of the box body 3a, and the bag 5 must then be removed. Furthermore, the semiconductor products may shake and collide with the cover or side wall of the box 3 as a result of shocks or vibrations that may occur during transportation, to thereby cause the lead terminals 2 to be damaged.
In view of the above problems, the present invention has been made, and it is objects of the invention to provide a packing box for solving the problems that often occur with the lead terminal type semiconductor products, and for allowing the products in the box to be securely held in place, for enabling simple packing and taking out the products as well as for preventing the product from breakdown due to electrostatic voltage.
SUMMARY OF THE INVENTION
In order to achieve the above objects, in the packing method, a plurality of products is arranged and retained in a packing box, and a conductive cushioning material is positioned against the lead terminals of the semiconductor products to collectively hold the products securely in the box.
The cushioning material used in the packing method is preferably a conductive sponge, into which the lead terminals of the semiconductor products can easily be inserted or stuck.
On the other hand, the packing box of the invention, which is used to implement the above packing method for single in-line lead terminal semiconductor devices, includes a conductive sponge as a cushioning material for collectively holding the products securely in the box with the lead terminals directing upwardly. The conductive sponge is pressed against the lead terminals of the respective semiconductor products to hold the products in place.
The packing box is preferably formed in such a way that the conductive sponge is attached to the back surface of the packing box cover. In this case, the sponge should be of a thickness to allow the lead terminals of the semiconductor device to enter into the sponge attached to the box cover in the condition that the cover is placed on the box.
With the packing box of the above structure, even if the semiconductor products are packed without a bag or any other covering device, the products are stably held by the cushioning material. Consequently, the semiconductor products do not shake despite the vibrations that may occur during transportation, to thereby protect the fragile lead terminals. In addition, since the lead terminals of the semiconductor products are sticked into the conductive sponge to cause short-circuitting of the lead terminals, the semiconductor products are completely protected from the gate breakdown due to electrostatic voltage, even if each semiconductor product is not put in a conductive bag or other such device to prevent electrostatic voltage.
Furthermore, when the semiconductor products are taken out from the packing box, the box is turned upside down and the box body is raised to thereby unpack the products from the box body. The products are picked up from the box body in the condition that the lead terminals are still stuck in the conductive sponge on the cover. As a result, the products can be simply taken out individually from the conductive sponge by hand without touching the lead terminals.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is an explanatory perspective view illustrating a procedure for packing semiconductor products together with a packing box in accordance with the invention;
FIG. 2 is a partial section view of the packing box of FIG. 1 with the semiconductor products in the packed state;
FIG. 3 is an explanatory perspective view illustrating a procedure for unpacking the products from the packing box shown in FIG. 1 and taking out the semiconductor products;
FIG. 4 is a perspective view of a lead terminal type semiconductor device for which the invention is used; and
FIG. 5 is an explanatory perspective view illustrating a packing box as well as a conventional procedure for packing the semiconductor products.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
An embodiment of the invention is described based on FIGS. 1 to 3. In FIG. 1, a packing box 3 is formed of a box body 3a, inner partitions 3b, a cover 3c and a conductive sponge 6 attached to the back surface of the cover 3c to serve as a cushioning material. The cushioning material is a soft foam formed by mixing conductive powder and a foaming agent in a resin material. The lead terminals of the semiconductor product to be retained in the box can be easily stuck or entered into the cushioning material.
The semiconductor products may be a single in-line lead terminal type semiconductor product 4, such as an insulated gate type semiconductor element. The semiconductor products are situated in the spaces between the inner partitions 3b with the lead terminals 2 directing upwardly. The cover 3c is then placed on the box body. The box in the packed state is shown in FIG. 2.
The inner partition 3b inside the box body 3a is of nearly the same height as the length of a package 1 of the semiconductor product 4. On the other hand, the conductive sponge 6 has nearly the same lateral area as the opening of the box body 3a and is attached to the back surface of the cover 3c. The conductive sponge 6 is of a thickness for allowing at least the tip of the lead terminals protruding from the package 1 to enter or stick into the sponge 6 in the packed state, as shown in FIG. 2.
In this structure, when the semiconductor products 4 are arranged in the box body 3 and the cover 3c is placed on the box body, the conductive sponge 6 serves as a cushioning material to collectively hold the products 4 in the box body, as shown in FIG. 2. Therefore, the semiconductor products 4 are stably held in place in the box without being shaken, even if vibrations occur during transportation. In this way, the lead terminals 2, which are not mechanically strong, are prevented from accidental damages. The lead terminals of the semiconductor product 4 are stuck into the conductive sponge 6 to cause short-circuitting of the terminals, so that the products are protected from gate breakdown due to electrostatic voltage.
On the other hand, when the semiconductor products 4 are removed from the packing box 3, the box 3 is turned upside down so that the cover 3c faces downward as shown in FIG. 3, and then the box body 3a is removed. In this state, the packages 1 of the semiconductor products 4 face upwardly, and the lead terminals 2 are held in place by the conductive sponge 6. A worker can, therefore, individually take out the products 4 by picking up the package 1 without touching the lead terminal 2.
In this respect, if the ambient air is dry, electrostatic voltage generated in the operator's body may be discharged into the lead terminal when it is touched to break down the semiconductor gate device. In the invention, since the operator need not touch the lead terminal, the semiconductor device is not damaged by the electrostatic voltage.
As described above, in the invention, the semiconductor products can be easily inserted into and removed from the packing box, and it is unnecessary to take troublesome action, such as covering the semiconductor product, to prevent the product from breakdown due to electrostatic voltage. In the packed condition of the semiconductor products until removal from the box, it is possible to protect the gates or lead terminals from breaking as a result of electrostatic voltage or vibrations that may occur during transportation.

Claims (3)

What is claimed is:
1. A packing device for semiconductor devices with lead terminals, comprising,
a packing box for holding a plurality of semiconductor devices therein, said packing box including a bottom portion with four edges, four side portions extending upwardly from the edges of the bottom portion to form an elongated space therein, and a plurality of partitions extending from the bottom portion between opposing two side portions for substantially equally dividing the elongated space in the packing box for the respective semiconductor devices, said partition having a height less than heights of the side portions to form an upper common area in the packing box not separated by the partitions,
a cover extending over the side portions of the packing box to close the packing box, and
a cushioning material attached to a back surface of the cover, said cushioning material being formed of a conductive sponge and having a lateral size to be completely located in the upper common area surrounded by the four side portions and a thickness less than a height of the upper common area, each semiconductor device being held in the space separated by the partition and the lead terminals engaging the sponge to collectively hold the semiconductor devices and to protect the semiconductor devices from electrostatic voltage.
2. A combination of semiconductor devices and a packing device thereof, comprising,
a plurality of semiconductor devices, each having a package and a plurality of lead terminals extending from one side of the package,
a packing box for holding a plurality of said semiconductor devices therein, said packing box including a bottom portion with four edges, four side portions extending upwardly from the edges of the bottom portion to form an elongated space therein, and a plurality of partitions extending from the bottom portion between opposing two side portions for substantially equally dividing the elongated space in the packing box for the respective semiconductor devices, said partition having a height less than heights of the side portions to form an upper common area in the packing box not separated by the partitions,
a cover extending over the side portions of the packing box to close the packing box, and
a cushioning material attached to a back surface of the cover, said cushioning material being formed of a conductive sponge and having a lateral size to be completely located in the upper common area surrounded by the four side portions and a thickness less than a height of the upper common area, each package of the semiconductor device being held in the space separated by the partitions and the lead terminals extending upwardly from the package to the upper common area so that when the cover with the cushioning material is placed over the packing box with the semiconductor devices, the lead terminals engage the conductive sponge to collectively hold the semiconductor devices and to protect the semiconductor devices from electrostatic voltage.
3. A combination of claim 2, wherein the semiconductor device is a single in-line lead terminal type semiconductor.
US08/263,352 1993-06-28 1994-06-21 Packing box for lead terminal type semiconductor product Expired - Lifetime US5477966A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP5-155937 1993-06-28
JP5155937A JPH0733191A (en) 1993-06-28 1993-06-28 Packing method and packing box of lead terminal type semiconductor product

Publications (1)

Publication Number Publication Date
US5477966A true US5477966A (en) 1995-12-26

Family

ID=15616781

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/263,352 Expired - Lifetime US5477966A (en) 1993-06-28 1994-06-21 Packing box for lead terminal type semiconductor product

Country Status (3)

Country Link
US (1) US5477966A (en)
EP (1) EP0632687A1 (en)
JP (1) JPH0733191A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6116423A (en) * 1999-07-23 2000-09-12 Texas Instruments Incorporated Multi-functional shipping system for integrated circuit devices
KR20000063465A (en) * 2000-07-14 2000-11-06 최천희 Portable rapid refrigerant
WO2001089963A1 (en) * 2000-05-19 2001-11-29 Digene Corporation Test tube rack assembly having a common liquid-tight tube seal
US20020189971A1 (en) * 2001-06-15 2002-12-19 Pace Micro Technology Plc. Product packaging
US20030093976A1 (en) * 2000-10-13 2003-05-22 White Robert J. Protective cover tape having a foam layer
US20050066627A1 (en) * 2003-09-26 2005-03-31 Clark Jessica Woods System and method for automated unpacking
US20060011509A1 (en) * 2004-07-14 2006-01-19 White Robert J Jr Packaging system and method for storing electronic components
US20060032784A1 (en) * 2004-08-12 2006-02-16 Forsyth Valoris L Foam laminate system for semiconductor wafers
US20090059529A1 (en) * 2007-08-31 2009-03-05 International Business Machines Corporation Electronic module packaging
US20130037596A1 (en) * 2011-08-10 2013-02-14 Brian W. Bear Device for applying adjunct in endoscopic procedure
US20230290661A1 (en) * 2022-03-11 2023-09-14 Intel Corporation Singulated die shipping tray assembly

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105416789A (en) * 2015-09-20 2016-03-23 赵忠义 Electrostatic interference prevention express cabinet
CN105416788A (en) * 2015-09-20 2016-03-23 赵忠义 Electrostatic interference prevention express box

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2214230A (en) * 1936-07-18 1940-09-10 Allen Bradley Co Packaging means for small resistor units
US2518450A (en) * 1944-11-08 1950-08-15 Sidney T V Cowen Cushioned package of fragile articles
US3092245A (en) * 1960-12-29 1963-06-04 Clevite Corp Package for miniature electrical components
US3421679A (en) * 1967-06-28 1969-01-14 Logisties Ind Corp Compartmentalized container
US3631297A (en) * 1969-02-12 1971-12-28 Dynalectron Corp Antivibration mounting for circuit boards
US3847274A (en) * 1971-04-21 1974-11-12 Propper Mfg Co Inc Capillary tube dispensing vial and stand
US4129213A (en) * 1977-06-06 1978-12-12 Fleig William C Portable craft and hobby unit
US4241829A (en) * 1979-06-04 1980-12-30 Republic Packaging Company Means for containing electrostatic sensitive electronic components
US4333565A (en) * 1981-02-27 1982-06-08 Woods Larry N Anti-static package for electronic chips
US4496627A (en) * 1981-11-25 1985-01-29 Fujimori Kogyo Co., Ltd. Electrical conductive foam beads and molded electrical conductive foamed articles obtained therefrom
US4573574A (en) * 1984-06-25 1986-03-04 Connery Colin A Axial lead component package with wax retaining mechanism
US4790433A (en) * 1985-10-04 1988-12-13 The Crowell Corporation Packaging combination
JPH02152680A (en) * 1988-11-25 1990-06-12 Hitachi Ltd Packing container for semiconductor device
US4977483A (en) * 1989-05-25 1990-12-11 Perretta Louis A Electronic component storage album

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2214230A (en) * 1936-07-18 1940-09-10 Allen Bradley Co Packaging means for small resistor units
US2518450A (en) * 1944-11-08 1950-08-15 Sidney T V Cowen Cushioned package of fragile articles
US3092245A (en) * 1960-12-29 1963-06-04 Clevite Corp Package for miniature electrical components
US3421679A (en) * 1967-06-28 1969-01-14 Logisties Ind Corp Compartmentalized container
US3631297A (en) * 1969-02-12 1971-12-28 Dynalectron Corp Antivibration mounting for circuit boards
US3847274A (en) * 1971-04-21 1974-11-12 Propper Mfg Co Inc Capillary tube dispensing vial and stand
US4129213A (en) * 1977-06-06 1978-12-12 Fleig William C Portable craft and hobby unit
US4241829A (en) * 1979-06-04 1980-12-30 Republic Packaging Company Means for containing electrostatic sensitive electronic components
US4333565A (en) * 1981-02-27 1982-06-08 Woods Larry N Anti-static package for electronic chips
US4496627A (en) * 1981-11-25 1985-01-29 Fujimori Kogyo Co., Ltd. Electrical conductive foam beads and molded electrical conductive foamed articles obtained therefrom
US4573574A (en) * 1984-06-25 1986-03-04 Connery Colin A Axial lead component package with wax retaining mechanism
US4790433A (en) * 1985-10-04 1988-12-13 The Crowell Corporation Packaging combination
JPH02152680A (en) * 1988-11-25 1990-06-12 Hitachi Ltd Packing container for semiconductor device
US4977483A (en) * 1989-05-25 1990-12-11 Perretta Louis A Electronic component storage album

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6116423A (en) * 1999-07-23 2000-09-12 Texas Instruments Incorporated Multi-functional shipping system for integrated circuit devices
WO2001089963A1 (en) * 2000-05-19 2001-11-29 Digene Corporation Test tube rack assembly having a common liquid-tight tube seal
KR20000063465A (en) * 2000-07-14 2000-11-06 최천희 Portable rapid refrigerant
US20030093976A1 (en) * 2000-10-13 2003-05-22 White Robert J. Protective cover tape having a foam layer
US6875493B2 (en) * 2000-10-13 2005-04-05 Peak Plastic & Metal Products (International) Ltd. Protective cover tape having a foam layer
US20020189971A1 (en) * 2001-06-15 2002-12-19 Pace Micro Technology Plc. Product packaging
US6877609B2 (en) * 2001-06-15 2005-04-12 Pace Micro Technology Plc. Product packaging
US7017751B2 (en) * 2003-09-26 2006-03-28 Dell Products L.P. System and method for automated unpacking
US20050066627A1 (en) * 2003-09-26 2005-03-31 Clark Jessica Woods System and method for automated unpacking
US20060011509A1 (en) * 2004-07-14 2006-01-19 White Robert J Jr Packaging system and method for storing electronic components
US20060032784A1 (en) * 2004-08-12 2006-02-16 Forsyth Valoris L Foam laminate system for semiconductor wafers
US20090059529A1 (en) * 2007-08-31 2009-03-05 International Business Machines Corporation Electronic module packaging
US7646605B2 (en) * 2007-08-31 2010-01-12 International Business Machines Corporation Electronic module packaging
US20130037596A1 (en) * 2011-08-10 2013-02-14 Brian W. Bear Device for applying adjunct in endoscopic procedure
US9492170B2 (en) * 2011-08-10 2016-11-15 Ethicon Endo-Surgery, Inc. Device for applying adjunct in endoscopic procedure
US20230290661A1 (en) * 2022-03-11 2023-09-14 Intel Corporation Singulated die shipping tray assembly

Also Published As

Publication number Publication date
JPH0733191A (en) 1995-02-03
EP0632687A1 (en) 1995-01-04

Similar Documents

Publication Publication Date Title
US5477966A (en) Packing box for lead terminal type semiconductor product
US3412521A (en) Method for packing articles
JP2003063569A (en) Packaging cushioning material and container equipped with the same
US3531040A (en) Foam-plastic buffer packaging material
KR0159820B1 (en) Packaging box of electron manufactured goods
JPS6322372A (en) Cushioning packer
US4522303A (en) Payload-protecting shipping container
US4938360A (en) Sealed cushioning package
EP0729902B1 (en) Packaging element placed over an edge of an object for its protection against shocks, and corresponding assembly and method
US4069938A (en) Returnable shipping container
JP4335921B2 (en) Improvement of low-cost wafer box
US5826726A (en) Pulp mold and molding means for manufacturing the same
JP2007119020A (en) Shock absorbing material for transportation
US4531639A (en) Manufacturing support and shipping package
US6458396B1 (en) Hard taco shell protective packaging
CN219807100U (en) Rubber cushion pad and packing box
US5702005A (en) PLLC/LCC tube
JPH076132Y2 (en) Packing equipment
EP4106506A1 (en) Substrate tray
TWI685050B (en) Buffer body for packaging semiconductor wafer storage container
JPH08310560A (en) Packaging structure of ceramic sheet
CN115724042A (en) Packaging structure and packaging box structure applying same
KR920002068Y1 (en) Packing member for package
JP4200694B2 (en) Packaging box
KR100442327B1 (en) Packing structure for wall suspending fan

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJI ELECTRIC CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OGAWA, SHOGO;REEL/FRAME:007184/0973

Effective date: 19940710

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: FUJI ELECTRIC SYSTEMS CO., LTD.,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.;REEL/FRAME:024252/0451

Effective date: 20090930

Owner name: FUJI ELECTRIC SYSTEMS CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.;REEL/FRAME:024252/0451

Effective date: 20090930

AS Assignment

Owner name: FUJI ELECTRIC CO., LTD., JAPAN

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:FUJI ELECTRIC SYSTEMS CO., LTD. (FES);FUJI TECHNOSURVEY CO., LTD. (MERGER BY ABSORPTION);REEL/FRAME:026970/0872

Effective date: 20110401