Connect public, paid and private patent data with Google Patents Public Datasets

Data processing system including corrupt flash ROM recovery

Download PDF

Info

Publication number
US5327531A
US5327531A US07948053 US94805392A US5327531A US 5327531 A US5327531 A US 5327531A US 07948053 US07948053 US 07948053 US 94805392 A US94805392 A US 94805392A US 5327531 A US5327531 A US 5327531A
Authority
US
Grant status
Grant
Patent type
Prior art keywords
rom
flash
system
bit
reset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07948053
Inventor
Richard Bealkowski
Dhruvkumar M. Desai
Robert B. Haig
Dennis L. Moeller
Essy Tashakori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lenovo (Singapore) Pte Ltd
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Grant date

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/74Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14Error detection or correction of the data by redundancy in operation
    • G06F11/1402Saving, restoring, recovering or retrying
    • G06F11/1415Saving, restoring, recovering or retrying at system level
    • G06F11/1417Boot up procedures
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/60Software deployment
    • G06F8/65Update
    • G06F8/66Update of program stored in read-only memory [ROM]

Abstract

A personal computer is provided with primary and secondary non-volatile storage devices for initializing the system when power is turned on. The primary device is a flash RAM. A flash ROM memory controller include means to detect when the flash ROM becomes corrupted and to switch over to the secondary device for initialization allowing the flash ROM to be later reprogrammed.

Description

BACKGROUND OF THE INVENTION

This invention relates to the field of data processing, and, more particularly to improvements in recovering from a corrupt flash read only memory (ROM).

A flash ROM is a relative new storage device available for the non-volatile storage of power-on self-test (POST) and basic input/output system (BIOS) programs, and other microcode, required for system initialization. A flash ROM is an alternative to using electronically programmable read only memories (EPROM) that are used for the same purposes. A flash ROM can be reprogrammed without being removed from the system, providing a more expeditious and less costly solution over EPROMS when field updates are required. The only disadvantage to such solution is if the flash ROM becomes corrupted such as by a power loss during reprogramming, in which case there is no way to initialize the system again to reprogram the flash RAM if the system has only one initialyzing resource.

In one prior art system, both a flash ROM and an EPROM are installed in the system as primary and secondary storage resources respectively, and a hardware jumper is provided to select which resource is used to initialize the system. If the flash ROM becomes corrupted, someone (such as a systems engineer or a skilled user) must manually move the jumper to select the EPROM, power on the system and wait for it to initialize, move the jumper back to select the flash RAM, and then reprogram the flash ROM by a software utility. Although such solution works, the cost associated with it is high in terms of system down time, labor to switch the jumper, and cost of jumper itself.

SUMMARY OF THE INVENTION

One of the objects of the invention is to provide a personal computer system having primary and secondary non-volatile storage devices, including on or more flash RAMs, for storing initialization information, with improved means to recover from a flash ROM that is corrupted while being reprogrammed or updated.

Another object of the invention is to provide an automatic flash ROM recovery system for recovering from a corrupted flash RAM, which does not involve a jumper and the manual switching thereof.

A further object of the invention is to provide a flash ROM recovery system in which the system automatically determines and selects which resource is used to initialize the system when the flash ROM is by default the primary resource for initializing the system, the system automatically switching to the secondary resource if the primary flash ROM has been corrupted.

Still another object of the invention is to provide an improved flash ROM recovery system which can recover from a corrupted primary flash ROM by first initializing the system using a secondary initializing resource and then reprogramming the flash ROM without any intervention by a systems engineer of other skilled person.

Briefly, in accordance with the invention, a personal computer is provided with primary and secondary non-volatile storage devices for initializing the system when power is turned on. The primary device is a flash RAM. A flash ROM memory controller include means to detect when the flash ROM becomes corrupted and to switch over to the secondary device for initialization allowing the flash ROM the be later reprogrammed.

DRAWINGS

Other objects and advantages of the invention will be apparent from the following description taken in connection with the accompanying drawings wherein:

FIG. 1 is a block diagram of a data processing system embodying the invention;

FIG. 2 is a more detailed block diagram of a memory controller shown in FIG. 1; and

FIG. 3 is a flow chart of update and recovery operations in accordance with the invention.

DETAILED DESCRIPTION

Referring now to the drawings, and first to FIG. 1, a personal computer system 10 comprises a microprocessor 12 connected by a local bus 14 to a controller 16. Local bus 14 includes a data bus 14D, an address bus 14A, and a control bus 14C each of which has a plurality of lines for transmitting data, address, and control signals. Preferably, the microprocessor is a standard, commercially available 386sx microprocessor and local bus 14 conforms to the architecture thereof including a 24-bit address bus and a 16-bit data bus. Controller 16 comprises a bus control unit 18 and a memory control unit or controller 20. Controller 20 controls access to and operation of a main memory 22 composed of a plurality of dynamic random access memory (DRAM) devices. A data buffer 24 is connected to bus 14D and to the DRAMs. A memory bus 44 is connected between controller 20 and DRAMs 22 for transmitting the row address, column address, and control signals for accessing the main memory.

Bus control 18 provides an interface between local bus 14 and an expansion bus 38 that comprises address, data, and control busses 38A, 38D and 38C. A standard keyboard 30, floppy disk drive 32, and display 34 are also connected to bus 38 to provide I/O functions allowing user interaction with the system. A multifunction chip 28 is also connected to bus 38C and provides the functions of a direct memory access (DMA) controller, interrupt controller, time, real time clock (RTC), serial port, and parallel port. Chip 28 also includes an address buffer connected to busses 14A and 38A.

System 10 further includes a flash ROM 36 and an EPROM 40 which respectively act as the primary resource and the secondary resource for non-volatile storage of information for initializing the system when the system power is turned on. Both devices 36 and 40 are initially programmed with the same initializing information including a POST program 53, a BIOS 48, and a reset vector (RV) 54. When the system is powered on, control passes to RV 54 which is at a predetermined location in the primary resource 36. RV 54 is a jump instruction for causing control to pass to the POST program for testing and starting up the system in a standard manner. EPROM 40 is a secondary or backup resource and is used as an alternate resource in the manner described below when ROM 36 becomes corrupted. Flash ROM 36 and EPROM 40 are connected to address bus 14A to receive addresses therefrom, and to control bus 42 to receive control signals from memory controller 20, and to data bus 26. Bus 26 is in turn connected to data buffer 24.

System 10 is designed in contemplation of the possibility that the initial BIOS 48 in ROM 36 may be updated with the aid of a software utility 51 on a floppy disk 46 that also stores a new BIOS 52. Utility 51 is a program that when executed first erases flash ROM 36, and then writes the new BIOS 52 into the flash ROM. Such update process is relatively slow and takes several minutes to complete. The problem which the invention addresses and solves is the situation of the flash ROM becoming corrupted as a result a power loss during the update process. In such a situation, the old contents of the ROM have been erased and the new BIOS has not been stored therein so that subsequent system initialization cannot occur using a corrupted ROM. The solution to the problem, in accordance with the invention, is to include in memory controller 20 a recovery control (RC) 50 details of which are shown in FIG. 2 to which reference is now directed.

Recovery control 50 comprises a port 56 accessible at port address "98h" (hex) Port 56 contains an eight bit register 58 having three bits X that are unused by the invention, a reset bit "R", a write enable bit "WE", a ROM select bit "RS", and two write protect bits "WP0", "WP-1". Port 56 is connected to data bus 14D allowing information to be written into and read from register 58, by the system. During the normal operation of system 10, during system initialization, R bit is reset or "off", WE bit is off, RS bit is set on to select flash ROM 36, and WP0 and WP1 are on to write protect 36 and 40. During a BIOS update, these bits are set by utility 51 to the following states: R-off, WE-on, RS-on to select ROM 36, WP0-off to allow ROM 36 to be written into, and WP-1-on. At the successful completion of the update process, flash ROM 36 contains the new BIOS 52, POST 48, and reset vector 54. Reset vector 54 is located at address "FFFFF0h" and contains a jump instruction having an op code "EAh" in the low order byte thereof along with a "jump to" address for jumping or branching to a program that continues with initialization of the system including executing the POST program. A write enable bit generator 60 has four inputs connected to read the status of the WE, RS, WP1 and WP0 bits. The logic of generator is to generate a WE# signal only when WE is on, RS is on, WP1 is on, and WP0 is off, thereby allowing flash ROM to be reprogrammed. In order to update flash ROM 36, the software utility 51 is mounted in drive 32 and selected or activated. The utility is loaded into main memory 22 and executed causing register 58 to be loaded with the above bit settings allowing the flash ROM to be reprogrammed. Upon completion of the reprogramming, ROM 36 contains the initialization information illustrated in FIG. 2.

Controller 20 also includes means to detect a corrupted flash ROM, which means includes a comparator 62 having a first one byte input 64. Such input is preset to the value 'EAh" which corresponds to the lower order byte of RV 54. In accordance with the invention, when the system is first turned on, the microprocessor fetches or reads the instruction at ROM address "FFFFFOh" from ROM 36 into microprocesser 12 for execution. Such address is transmitted from the microprocessor along address bus 14A to an address decoder 41 that generates a chip enable bit OE# for accessing ROM 36. The instruction is transferred on bus 14D which is connected to comparator 62 so as to allow the low order byte to be compared with the preset value on input 64. If the two values are the same, the instruction is executed and processing continues in a normal manner. If the low order byte from ROM 36 is not "EAh", it indicates a corrupted ROM.

Comparator 65 has an output connected to line 65 and generates a CPU RESET signal on line 65 when the low order byte being transferred does not equal "EAh". Line 65 is connected to one input of a two input OR logic circuit 66 and to a toggle RS bit circuit 68. The second input of OR circuits 66 is connected to the R-bit of register 58. Circuit 66 has an output connected by line 67 to the CPU RESET input of microprocessor 12 whereby the microprocessor is reset either when comparator 62 generates a CPU RESET signal or when the R-bit is set on. Circuit 68 has a second input connected to read the RS-bit of register 56 and is operative to generate an output signal on line 70 for toggling RS-bit when such bit is on and a CPU reset signal is generated by comparator 62. In response to the CPU RESET signal, bit RS is saved so that on the subsequent system startup, EPROM 40 is used to initialize the system instead of flash ROM 36.

Referring to FIG. 3, when the system power is turned on in step 76, two different sequences of operation can occur dependent on whether or not the flash ROM has been corrupted. If the flash ROM is not corrupted, the CPU is reset in step 78. Step 80 then reads the reset vector 54 in ROM 36 and step 82 compares the low order byte with the value "EAh". Since the flash ROM is not corrupted, step 82 provides a positive determination and step 84 continues executing the initialization code in flash ROM 84 in the usual manner. If the flash ROM is corrupted, two passes are made. In the first pass, steps 78 and 80 occur as above, but step 82 then produces a negative determination causing step 86 to toggle the RS bit and select EPROM 40 as the ROM resource for initialization. Control then is passed along path 88 to step 78 which is reexecuted. Afterwards, step 80 reads the reset vector this time from EPROM 40 thereby causing step 82 to produce a positive result. Step 84 then continues initialization by executing initialization code in EPROM. Once EPROM 40 has initialized the system, further attempts can be made to update the flash ROM using the software utility 51, until a successful update occurs. Afterwards, ROM 36 is then set as the primary resource and the new BIOS 52' is placed in operation. It should be noted that the invention automatically allows a flash ROM to be updated, even though it has been corrupted, without requiring a skilled person to manipulate any jumper.

It should be apparent to those skilled in the art that many changes can be made in the details and arrangements of steps and parts without departing from the scope of the invention as defined in the appended claims.

Claims (9)

What is claimed is:
1. In a personal computer comprising a non-volatile primary flash read only memory (ROM) for storing initialization information including a first reset vector containing a jump instruction, said flash ROM having a predetermined first location for storing said first reset vector, a non-volatile secondary ROM for storing initialization information including a second reset vector containing a jump instruction for ranching to initialization code, said secondary ROM having a second predetermined location for storing said second reset vector, a microprocessor for reading said first location in response to a CPU reset signal, a memory controller for controlling operation of said flash ROM and said secondary ROM, and bus means interconnecting said microprocessor, said ROMs, and said memory controller, the improvement comprising:
first means in said memory controller connected to said bus means for detecting a corrupted flash ROM, when said microprocessor is reading said first location, and generating a CPU reset signal in response thereto;
second means connected to said first means for receiving said CPU reset signal therefrom and switching said second ROM to become a primary ROM; and
third means connected from said first means to said microprocessor for transmitting said CPU reset signal thereto, whereby said microprocessor is reset causing said jump instruction in said second reset vector to be fetched from said second ROM and executed to thereby branch to said initialization code and initialize said personal computer using initialization information in said second ROM.
2. A personal computer in accordance with claim 1 wherein said first means comprises a comparator having a first input for receiving a first operand read from said first location, said comparator having a second input for receiving a second predetermined operand, said comparator being operative to generate said CPU reset signal when said first operand and said second operand are different.
3. A personal computer in accordance with claim 2 wherein said second means comprises:
a selectively actuated storage device for storing a ROM select bit having first and second states, said first state selecting said flash ROM, said second state selecting said second ROM, said ROM select bit being normally set to select said flash ROM, said ROM select bit being toggled from said first state to said second state in response to said CPU reset signal.
4. A personal computer in accordance with claim 3 wherein said second means further comprises a plural bit register containing said ROM select bit and a plurality of additional bits including a write enable bit having two states for controlling enabling of the ROM selected by said ROM select bit.
5. A personal computer in accordance with claim 4 wherein said second means comprises a write enable bit generator connected to said write enable bit for generating a write enable signal and transmitting said write enable signal to said ROM selected by said ROM select bit.
6. A personal computer in accordance with claim 5 comprising:
an addressable port containing said register;
and software means executable by said microprocessor for setting said register to control operation of said flash ROM, for erasing said initialization information in said flash ROM, and for writing updated initialization information into said flash ROM including said first reset vector.
7. A personal computer in accordance with claim 6 wherein said software means is selectively operable when a power loss occurs causing corruption of said flash ROM and when said flash ROM is successfully updated by said software means.
8. A personal computer in accordance with claim 7 wherein said initialization information comprises a power on self test program, and each ROM further comprises a basic I/O system (BIOS) for accessing I/O devices.
9. A personal computer in accordance with claim 2 wherein said first and second reset vectors each contain a predetermined jump instruction having an op code, and said second operant corresponds to said op code.
US07948053 1992-09-21 1992-09-21 Data processing system including corrupt flash ROM recovery Expired - Fee Related US5327531A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07948053 US5327531A (en) 1992-09-21 1992-09-21 Data processing system including corrupt flash ROM recovery

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07948053 US5327531A (en) 1992-09-21 1992-09-21 Data processing system including corrupt flash ROM recovery

Publications (1)

Publication Number Publication Date
US5327531A true US5327531A (en) 1994-07-05

Family

ID=25487182

Family Applications (1)

Application Number Title Priority Date Filing Date
US07948053 Expired - Fee Related US5327531A (en) 1992-09-21 1992-09-21 Data processing system including corrupt flash ROM recovery

Country Status (1)

Country Link
US (1) US5327531A (en)

Cited By (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5428755A (en) * 1992-03-16 1995-06-27 Sankyo Seiki Mfg. Co., Ltd. Method for automatically modifying program in a flash memory of a magnetic tape unit
US5522076A (en) * 1993-05-13 1996-05-28 Kabushiki Kaisha Toshiba Computer system having BIOS (basic input/output system)-ROM (Read Only Memory) writing function
US5568608A (en) * 1992-12-14 1996-10-22 E-Systems, Inc. Method for protecting data in media recording peripheral devices
US5628022A (en) * 1993-06-04 1997-05-06 Hitachi, Ltd. Microcomputer with programmable ROM
US5712969A (en) * 1993-09-24 1998-01-27 Robert Bosch Gmbh Method for completely reprogramming an erasable, non-volatile memory
US5737567A (en) * 1995-10-23 1998-04-07 Unisys Corporation Fast write initialization system for microcode RAM via data path array using pre-loaded flash memory an programmable control logic array
US5752063A (en) * 1993-12-08 1998-05-12 Packard Bell Nec Write inhibited registers
US5764995A (en) * 1994-03-25 1998-06-09 Packard Bell Nec Write once read only registers
US5794054A (en) * 1996-07-19 1998-08-11 Compaq Computer Corporation Flash ROM sharing between a processor and a controller
US5793943A (en) * 1996-07-29 1998-08-11 Micron Electronics, Inc. System for a primary BIOS ROM recovery in a dual BIOS ROM computer system
US5797023A (en) * 1994-10-17 1998-08-18 Digital Equipment Corporation Method and apparatus for fault tolerant BIOS addressing
US5802592A (en) * 1996-05-31 1998-09-01 International Business Machines Corporation System and method for protecting integrity of alterable ROM using digital signatures
US5805834A (en) * 1994-03-30 1998-09-08 Zilog, Inc. Hot reconfigurable parallel bus bridging circuit
US5805882A (en) * 1996-07-19 1998-09-08 Compaq Computer Corporation Computer system and method for replacing obsolete or corrupt boot code contained within reprogrammable memory with new boot code supplied from an external source through a data port
US5815706A (en) * 1992-02-07 1998-09-29 Dell Usa, L.P. Computer system with plug-in override of system ROM
US5860122A (en) * 1995-11-14 1999-01-12 Matsushita Electric Industrial Co., Ltd. Backup unit including identifier conversion means
US5864698A (en) * 1994-08-24 1999-01-26 Packard Bell Nec Disk based bios
US5867106A (en) * 1994-09-02 1999-02-02 Packard Bell Nec Password switch to override remote control
US5870520A (en) * 1992-12-23 1999-02-09 Packard Bell Nec Flash disaster recovery ROM and utility to reprogram multiple ROMS
GB2329045A (en) * 1997-09-04 1999-03-10 Ericsson Omc Limited Control of flash memory devices
EP0788115A3 (en) * 1996-01-31 1999-04-28 Neopost Limited Electronic apparatus including a memory device and method of reprogramming the memory device
EP0917054A2 (en) * 1997-11-14 1999-05-19 Digital Equipment Corporation Memory paging method for microcontrollers
US5933846A (en) * 1994-11-24 1999-08-03 Nec Corporation Rewritable ROM file device having read/write buffer access control via copy of rewritable area
US5938764A (en) * 1996-10-23 1999-08-17 Micron Electronics, Inc. Apparatus for improved storage of computer system configuration information
US5940627A (en) * 1997-03-13 1999-08-17 Compaq Computer Corporation User selectable feature set for a flash ROM based peripheral
US5938774A (en) * 1997-07-08 1999-08-17 Winbond Electronics Corp. Apparatus for repairing faulty program segments in embedded microprocessor systems
US5974558A (en) * 1994-09-02 1999-10-26 Packard Bell Nec Resume on pen contact
US5990875A (en) * 1995-10-16 1999-11-23 Packard Bell Nec Double pen up event
US5996082A (en) * 1995-10-16 1999-11-30 Packard Bell Nec System and method for delaying a wake-up signal
US6005533A (en) * 1995-10-16 1999-12-21 Packard Bell Nec Remote occlusion region
US6018806A (en) * 1995-10-16 2000-01-25 Packard Bell Nec Method and system for rebooting a computer having corrupted memory using an external jumper
US6023758A (en) * 1995-05-25 2000-02-08 Matsushita Electric Industrial Co., Ltd. Method and processor for changing program by replacing instruction stored in ROM with predetermined value to be interpreted as an instruction
EP1008042A1 (en) * 1997-08-06 2000-06-14 Macronix International Co., Ltd. Fault-tolerant architecture for in-circuit programming
US6092117A (en) * 1994-09-02 2000-07-18 Packard Bell Nec System and method for automatically reconnecting a wireless interface device to a host computer
US6092164A (en) * 1997-03-13 2000-07-18 Mitsubishi Denki Kabushiki Kaisha Microcomputer having division of timing signals to initialize flash memory
US6108727A (en) * 1995-10-16 2000-08-22 Packard Bell Nec System having wireless interface device for storing compressed predetermined program files received from a remote host and communicating with the remote host via wireless link
US6126327A (en) * 1995-10-16 2000-10-03 Packard Bell Nec Radio flash update
US6148344A (en) * 1995-10-16 2000-11-14 Nec Corporation System and method for enabling an IPX driver to accommodate multiple LAN adapters
US6154838A (en) * 1996-07-19 2000-11-28 Le; Hung Q. Flash ROM sharing between processor and microcontroller during booting and handling warm-booting events
US6157979A (en) * 1998-03-14 2000-12-05 Advanced Technology Materials, Inc. Programmable controlling device with non-volatile ferroelectric state-machines for restarting processor when power is restored with execution states retained in said non-volatile state-machines on power down
US6167344A (en) * 1996-04-23 2000-12-26 Robert Bosch Gmbh Process for operating a controller with a programmable memory
US6182187B1 (en) * 1993-04-07 2001-01-30 Compaq Computer Corporation System ROM including a flash EPROM and a ROM for storing primary boot code replacing a block flash EPROM
US6209034B1 (en) 1994-09-02 2001-03-27 Nec Corporation Remote keyboard macros activated by hot icons
US6233681B1 (en) * 1997-11-24 2001-05-15 Samsung Electronics Co. Ltd. Computer system and a control method of the same for in-system reprogramming of a fixed flash ROM when access to the fixed flash ROM is not possible
US6240519B1 (en) 1998-04-30 2001-05-29 Compaq Computer Corporation Computer method and apparatus to prompt for administrative password to flash a corrupted non-volatile memory
US6253281B1 (en) 1997-06-21 2001-06-26 U.S. Philips Corporation Method for updating firmware of a computer peripheral device
US6262719B1 (en) 1994-09-02 2001-07-17 Packard Bell Nec, Inc. Mouse emulation with a passive pen
US6272628B1 (en) * 1998-12-14 2001-08-07 International Business Machines Corporation Boot code verification and recovery
US6272630B1 (en) * 1999-12-14 2001-08-07 Winbond Electronics Corporation Method and device for reserving wake-up functions of computer system after power loss
US6279153B1 (en) 1995-10-16 2001-08-21 Nec Corporation Multi-user flash ROM update
US6327653B1 (en) 1995-11-07 2001-12-04 Samsung Electronics Co., Ltd. Technique for easily changing operating systems of a digital computer system using at least two pushbuttons
US6363492B1 (en) 1998-04-30 2002-03-26 Compaq Computer Corporation Computer method and apparatus to force boot block recovery
US6374318B1 (en) * 1998-10-16 2002-04-16 Dell Usa, L.P. Filter-circuit for computer system bus
US20020049931A1 (en) * 2000-09-19 2002-04-25 Kenichi Goto Method of and apparatus for executing diagnostic testing of a ROM
US20020083370A1 (en) * 2000-12-22 2002-06-27 Li Ming Y. Inexpensive method for diagnosing manufacturing defects in an embedded system
US20020099974A1 (en) * 1999-05-05 2002-07-25 Hou-Yuan Lin Dual basic input/output system for a computer
US6430738B1 (en) * 1993-07-01 2002-08-06 International Business Machines Corporation Method and system for reversible installation of software applications in a data processing system utilizing an automated archival process
US6434697B1 (en) 1999-10-06 2002-08-13 Micron Technology, Inc. Apparatus for savings system configuration information to shorten computer system initialization time
US6438687B2 (en) 1997-10-30 2002-08-20 Micron Technology, Inc. Method and apparatus for improved storage of computer system configuration information
US6442623B1 (en) * 1997-12-20 2002-08-27 Samsung Electronics Co., Ltd. Method and arrangement for restoring a damaged ROM BIOS using a previously compressed ROM BIOS image
US6449735B1 (en) * 1996-07-01 2002-09-10 Intel Corporation Method and apparatus for providing improved diagnostic functions in a computer system
US6467045B2 (en) * 1997-10-31 2002-10-15 Hitachi, Ltd. Recovery support method for recovering from failure of an external storage device
US20020188886A1 (en) * 2000-01-07 2002-12-12 Xiaodong Liu Method and apparatus for backing up application code upon power failure during a code update
US6519698B1 (en) 1999-10-06 2003-02-11 Micron Technology, Inc. Method for saving system configuration information to shorten computer system initialization time by checking the state of a chassis intrusion detection circuit
US6571347B1 (en) * 1999-05-24 2003-05-27 Winbond Electronics Corporation Apparatus and method for intelligent computer initiation program recovery
US20030115444A1 (en) * 2001-12-14 2003-06-19 Mitac Technology Corp. Computer equipment
US6604194B1 (en) * 1998-12-18 2003-08-05 Lg Electronics Inc. Program updating method and apparatus for communication terminal system
US6625727B1 (en) * 1999-11-23 2003-09-23 Motorola, Inc. Apparatus and method for configuring a data processing system by retrieving a configuration value from storage device using reset vector and configuring parameters after reset
US20030204772A1 (en) * 2002-04-29 2003-10-30 Petersen David B. System and method for concurrent logical device swapping
US20030204773A1 (en) * 2002-04-29 2003-10-30 International Business Machines Corporation System and method for automatic dynamic address switching
US6664982B1 (en) 1995-10-16 2003-12-16 Nec Corporation Multi-user on-screen keyboard
US6683605B1 (en) 1994-09-02 2004-01-27 Nec Corporation Screen saver disabler
US6704865B1 (en) * 1999-12-23 2004-03-09 Delphi Technologies, Inc. Microprocessor conditional deterministic reset vector method
US20040093525A1 (en) * 2002-02-01 2004-05-13 Larnen Vincent Alan Process based security tai building
US20040098627A1 (en) * 2002-02-01 2004-05-20 Larsen Vincent Alan Process based security system authentication system and method
US6745329B1 (en) * 1999-06-23 2004-06-01 Micro-Star International Co., Ltd. Method for preventing a BIOS to get viruses
US6757838B1 (en) * 2000-10-13 2004-06-29 Hewlett-Packard Development Company, L.P. Hardware independent implementation of computer system BIOS recovery
US20040158734A1 (en) * 2002-02-01 2004-08-12 Larsen Vincent Alan System and method for process-based security in a portable electronic device
US20040175109A1 (en) * 1996-10-31 2004-09-09 Matsushita Electric Industrial Co., Ltd. Digital motion picture decoding apparatus and digital motion picture decoding method
US20040193862A1 (en) * 2003-03-31 2004-09-30 Johnson Lin Device with high storage capacity and several BIOS backup copies
US20040223729A1 (en) * 2003-05-08 2004-11-11 Kohji Okuno Information processing apparatus
GB2403317A (en) * 2003-06-23 2004-12-29 Symbian Software Ltd A portable computing device wherein if the non-volatile memory, which is used to load the operating system, fails a RAM back-up is used
US20050003812A1 (en) * 1995-10-16 2005-01-06 Nec Corporation Multiple wireless remote interfaces to a single server
US6854055B1 (en) * 1999-10-18 2005-02-08 Endress + Hauser Flowtec Ag Method and system for switching active configuration memory during on-line operation of programmable field mounted device
US6877063B1 (en) * 2000-12-22 2005-04-05 Xilinx, Inc. Multiple memory aliasing for a configurable system-on-chip
US6963783B1 (en) 1995-10-16 2005-11-08 Packard Bell Nec Audio compression in a wireless remote interface tablet
US20050273588A1 (en) * 2004-06-08 2005-12-08 Ong Soo K Bootstrap method and apparatus with plural interchangeable boot code images
US20060206928A1 (en) * 2005-03-10 2006-09-14 Hitoshi Kamei File server for translating user identifier
US20070220312A1 (en) * 2006-02-17 2007-09-20 Boyd Kenneth W Apparatus, system, and method for switching a volume address association in a point-in-time copy relationship
US20070294522A1 (en) * 2002-12-26 2007-12-20 Micron Technology, Inc. Using chip select to specify boot memory
US20080091902A1 (en) * 2006-10-12 2008-04-17 Jung-Pil Lee Memory card and method of updating memory card program
US20080155248A1 (en) * 2006-12-20 2008-06-26 Samsung Electronics Co., Ltd. Smart cards including booting mode rotection and methods of operating
US20090049244A1 (en) * 2007-08-14 2009-02-19 Zi San Electronics Corp. Data Displacement Bypass System
US20090327687A1 (en) * 2008-06-27 2009-12-31 Lenovo (Singapore) Pte. Ltd Arrangements for establishing management engine default settings
EP2254051A1 (en) * 2009-05-21 2010-11-24 ASUSTeK Computer Inc. Computer system with damaged bios data recovering function and recovering method thereof
CN101908008B (en) 2009-06-03 2012-09-26 大唐移动通信设备有限公司 Device and method for switching BIOS (Basic Input/Output System)
US20140237226A1 (en) * 2011-09-30 2014-08-21 Kimon Berlin Option read-only memory use
WO2014175865A1 (en) 2013-04-23 2014-10-30 Hewlett-Packard Development Company, L.P. Repairing compromised system data in a non-volatile memory
US20160232057A1 (en) * 2015-02-11 2016-08-11 Sandisk Technologies Inc. Safe mode boot loader

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5163052A (en) * 1989-10-12 1992-11-10 Ncr Corporation High reliability computer diagnostics system
US5239621A (en) * 1992-06-26 1993-08-24 Lexmark International, Inc. Printer with flash memory
US5261104A (en) * 1990-03-22 1993-11-09 International Business Machines Flexible computer initialization

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5163052A (en) * 1989-10-12 1992-11-10 Ncr Corporation High reliability computer diagnostics system
US5261104A (en) * 1990-03-22 1993-11-09 International Business Machines Flexible computer initialization
US5239621A (en) * 1992-06-26 1993-08-24 Lexmark International, Inc. Printer with flash memory

Cited By (148)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5815706A (en) * 1992-02-07 1998-09-29 Dell Usa, L.P. Computer system with plug-in override of system ROM
US5428755A (en) * 1992-03-16 1995-06-27 Sankyo Seiki Mfg. Co., Ltd. Method for automatically modifying program in a flash memory of a magnetic tape unit
US5568608A (en) * 1992-12-14 1996-10-22 E-Systems, Inc. Method for protecting data in media recording peripheral devices
US5870520A (en) * 1992-12-23 1999-02-09 Packard Bell Nec Flash disaster recovery ROM and utility to reprogram multiple ROMS
US6182187B1 (en) * 1993-04-07 2001-01-30 Compaq Computer Corporation System ROM including a flash EPROM and a ROM for storing primary boot code replacing a block flash EPROM
US5522076A (en) * 1993-05-13 1996-05-28 Kabushiki Kaisha Toshiba Computer system having BIOS (basic input/output system)-ROM (Read Only Memory) writing function
US5628022A (en) * 1993-06-04 1997-05-06 Hitachi, Ltd. Microcomputer with programmable ROM
US6430738B1 (en) * 1993-07-01 2002-08-06 International Business Machines Corporation Method and system for reversible installation of software applications in a data processing system utilizing an automated archival process
US5712969A (en) * 1993-09-24 1998-01-27 Robert Bosch Gmbh Method for completely reprogramming an erasable, non-volatile memory
US5752063A (en) * 1993-12-08 1998-05-12 Packard Bell Nec Write inhibited registers
US5764995A (en) * 1994-03-25 1998-06-09 Packard Bell Nec Write once read only registers
US5805834A (en) * 1994-03-30 1998-09-08 Zilog, Inc. Hot reconfigurable parallel bus bridging circuit
US5864698A (en) * 1994-08-24 1999-01-26 Packard Bell Nec Disk based bios
US6209034B1 (en) 1994-09-02 2001-03-27 Nec Corporation Remote keyboard macros activated by hot icons
US6683605B1 (en) 1994-09-02 2004-01-27 Nec Corporation Screen saver disabler
US5974558A (en) * 1994-09-02 1999-10-26 Packard Bell Nec Resume on pen contact
US6760017B1 (en) 1994-09-02 2004-07-06 Nec Corporation Wireless interface device for communicating with a remote host computer
US6262719B1 (en) 1994-09-02 2001-07-17 Packard Bell Nec, Inc. Mouse emulation with a passive pen
US5867106A (en) * 1994-09-02 1999-02-02 Packard Bell Nec Password switch to override remote control
US6092117A (en) * 1994-09-02 2000-07-18 Packard Bell Nec System and method for automatically reconnecting a wireless interface device to a host computer
US5797023A (en) * 1994-10-17 1998-08-18 Digital Equipment Corporation Method and apparatus for fault tolerant BIOS addressing
US5933846A (en) * 1994-11-24 1999-08-03 Nec Corporation Rewritable ROM file device having read/write buffer access control via copy of rewritable area
US6092190A (en) * 1995-01-31 2000-07-18 Neopost Limited Electronic apparatus including a memory device and method of reprogramming the memory device
US6023758A (en) * 1995-05-25 2000-02-08 Matsushita Electric Industrial Co., Ltd. Method and processor for changing program by replacing instruction stored in ROM with predetermined value to be interpreted as an instruction
US6108727A (en) * 1995-10-16 2000-08-22 Packard Bell Nec System having wireless interface device for storing compressed predetermined program files received from a remote host and communicating with the remote host via wireless link
US6148344A (en) * 1995-10-16 2000-11-14 Nec Corporation System and method for enabling an IPX driver to accommodate multiple LAN adapters
US6963783B1 (en) 1995-10-16 2005-11-08 Packard Bell Nec Audio compression in a wireless remote interface tablet
US6664982B1 (en) 1995-10-16 2003-12-16 Nec Corporation Multi-user on-screen keyboard
US5990875A (en) * 1995-10-16 1999-11-23 Packard Bell Nec Double pen up event
US5996082A (en) * 1995-10-16 1999-11-30 Packard Bell Nec System and method for delaying a wake-up signal
US6005533A (en) * 1995-10-16 1999-12-21 Packard Bell Nec Remote occlusion region
US6018806A (en) * 1995-10-16 2000-01-25 Packard Bell Nec Method and system for rebooting a computer having corrupted memory using an external jumper
US7120433B2 (en) 1995-10-16 2006-10-10 Nec Corporation Multiple wireless remote interfaces to a single server
US6126327A (en) * 1995-10-16 2000-10-03 Packard Bell Nec Radio flash update
US20050003812A1 (en) * 1995-10-16 2005-01-06 Nec Corporation Multiple wireless remote interfaces to a single server
US6279153B1 (en) 1995-10-16 2001-08-21 Nec Corporation Multi-user flash ROM update
US5737567A (en) * 1995-10-23 1998-04-07 Unisys Corporation Fast write initialization system for microcode RAM via data path array using pre-loaded flash memory an programmable control logic array
US6327653B1 (en) 1995-11-07 2001-12-04 Samsung Electronics Co., Ltd. Technique for easily changing operating systems of a digital computer system using at least two pushbuttons
US5860122A (en) * 1995-11-14 1999-01-12 Matsushita Electric Industrial Co., Ltd. Backup unit including identifier conversion means
EP0788115A3 (en) * 1996-01-31 1999-04-28 Neopost Limited Electronic apparatus including a memory device and method of reprogramming the memory device
US6167344A (en) * 1996-04-23 2000-12-26 Robert Bosch Gmbh Process for operating a controller with a programmable memory
US5802592A (en) * 1996-05-31 1998-09-01 International Business Machines Corporation System and method for protecting integrity of alterable ROM using digital signatures
US6449735B1 (en) * 1996-07-01 2002-09-10 Intel Corporation Method and apparatus for providing improved diagnostic functions in a computer system
US6154838A (en) * 1996-07-19 2000-11-28 Le; Hung Q. Flash ROM sharing between processor and microcontroller during booting and handling warm-booting events
US5794054A (en) * 1996-07-19 1998-08-11 Compaq Computer Corporation Flash ROM sharing between a processor and a controller
US5805882A (en) * 1996-07-19 1998-09-08 Compaq Computer Corporation Computer system and method for replacing obsolete or corrupt boot code contained within reprogrammable memory with new boot code supplied from an external source through a data port
US5835695A (en) * 1996-07-29 1998-11-10 Micron Electronics, Llp Method for a primary BIOS ROM recovery in a dual BIOS ROM computer system
US6185696B1 (en) 1996-07-29 2001-02-06 Micron Electronics, Inc. System for a primary BIOS ROM recovery in a dual BIOS ROM computer system
US5793943A (en) * 1996-07-29 1998-08-11 Micron Electronics, Inc. System for a primary BIOS ROM recovery in a dual BIOS ROM computer system
US5938764A (en) * 1996-10-23 1999-08-17 Micron Electronics, Inc. Apparatus for improved storage of computer system configuration information
US6282640B1 (en) 1996-10-23 2001-08-28 Micron Technology, Inc. Method for improved storage of computer system configuration information
US7349476B2 (en) * 1996-10-31 2008-03-25 Matsushita Electric Industrial Co., Ltd. Digital motion picture decoding apparatus and digital motion picture decoding method
US20050169368A1 (en) * 1996-10-31 2005-08-04 Matsushita Electric Industrial Co., Ltd. Digital motion picture decoding apparatus and digital motion picture decoding method
US7412154B2 (en) 1996-10-31 2008-08-12 Matsushita Electric Industrial Co., Ltd. Digital motion picture decoding apparatus and digital motion picture decoding method
US20040175109A1 (en) * 1996-10-31 2004-09-09 Matsushita Electric Industrial Co., Ltd. Digital motion picture decoding apparatus and digital motion picture decoding method
US6092164A (en) * 1997-03-13 2000-07-18 Mitsubishi Denki Kabushiki Kaisha Microcomputer having division of timing signals to initialize flash memory
US5940627A (en) * 1997-03-13 1999-08-17 Compaq Computer Corporation User selectable feature set for a flash ROM based peripheral
US6253281B1 (en) 1997-06-21 2001-06-26 U.S. Philips Corporation Method for updating firmware of a computer peripheral device
US5938774A (en) * 1997-07-08 1999-08-17 Winbond Electronics Corp. Apparatus for repairing faulty program segments in embedded microprocessor systems
EP1008042A1 (en) * 1997-08-06 2000-06-14 Macronix International Co., Ltd. Fault-tolerant architecture for in-circuit programming
EP1008042A4 (en) * 1997-08-06 2004-04-14 Macronix Int Co Ltd Fault-tolerant architecture for in-circuit programming
EP1744244A3 (en) * 1997-08-06 2008-05-07 Macronix International Co., Ltd. Fault-tolerant architecture for in-circuit programming
EP1744244A2 (en) 1997-08-06 2007-01-17 Macronix International Co., Ltd. Fault-tolerant architecture for in-circuit programming
GB2329045B (en) * 1997-09-04 2002-03-13 Ericsson Omc Ltd Control of flash memory devices
GB2329045A (en) * 1997-09-04 1999-03-10 Ericsson Omc Limited Control of flash memory devices
US6438687B2 (en) 1997-10-30 2002-08-20 Micron Technology, Inc. Method and apparatus for improved storage of computer system configuration information
US6467045B2 (en) * 1997-10-31 2002-10-15 Hitachi, Ltd. Recovery support method for recovering from failure of an external storage device
EP0917054A2 (en) * 1997-11-14 1999-05-19 Digital Equipment Corporation Memory paging method for microcontrollers
EP0917054A3 (en) * 1997-11-14 2000-10-25 Compaq Computer Corporation Memory paging method for microcontrollers
US6233681B1 (en) * 1997-11-24 2001-05-15 Samsung Electronics Co. Ltd. Computer system and a control method of the same for in-system reprogramming of a fixed flash ROM when access to the fixed flash ROM is not possible
US6442623B1 (en) * 1997-12-20 2002-08-27 Samsung Electronics Co., Ltd. Method and arrangement for restoring a damaged ROM BIOS using a previously compressed ROM BIOS image
US6157979A (en) * 1998-03-14 2000-12-05 Advanced Technology Materials, Inc. Programmable controlling device with non-volatile ferroelectric state-machines for restarting processor when power is restored with execution states retained in said non-volatile state-machines on power down
US6240519B1 (en) 1998-04-30 2001-05-29 Compaq Computer Corporation Computer method and apparatus to prompt for administrative password to flash a corrupted non-volatile memory
US6363492B1 (en) 1998-04-30 2002-03-26 Compaq Computer Corporation Computer method and apparatus to force boot block recovery
US6374318B1 (en) * 1998-10-16 2002-04-16 Dell Usa, L.P. Filter-circuit for computer system bus
US6272628B1 (en) * 1998-12-14 2001-08-07 International Business Machines Corporation Boot code verification and recovery
US6604194B1 (en) * 1998-12-18 2003-08-05 Lg Electronics Inc. Program updating method and apparatus for communication terminal system
US20020099974A1 (en) * 1999-05-05 2002-07-25 Hou-Yuan Lin Dual basic input/output system for a computer
US6892323B2 (en) * 1999-05-05 2005-05-10 Giga-Byte Technology Co., Ltd. Dual basic input/output system for a computer
US6571347B1 (en) * 1999-05-24 2003-05-27 Winbond Electronics Corporation Apparatus and method for intelligent computer initiation program recovery
US6745329B1 (en) * 1999-06-23 2004-06-01 Micro-Star International Co., Ltd. Method for preventing a BIOS to get viruses
US6519698B1 (en) 1999-10-06 2003-02-11 Micron Technology, Inc. Method for saving system configuration information to shorten computer system initialization time by checking the state of a chassis intrusion detection circuit
US6434697B1 (en) 1999-10-06 2002-08-13 Micron Technology, Inc. Apparatus for savings system configuration information to shorten computer system initialization time
US7299348B2 (en) 1999-10-18 2007-11-20 Endress + Hauser Flowtec Ag Programmable field mounted device
US6854055B1 (en) * 1999-10-18 2005-02-08 Endress + Hauser Flowtec Ag Method and system for switching active configuration memory during on-line operation of programmable field mounted device
US20050177708A1 (en) * 1999-10-18 2005-08-11 Endress + Hauser Flowtec Ag Programmable field mounted device
US6625727B1 (en) * 1999-11-23 2003-09-23 Motorola, Inc. Apparatus and method for configuring a data processing system by retrieving a configuration value from storage device using reset vector and configuring parameters after reset
US6272630B1 (en) * 1999-12-14 2001-08-07 Winbond Electronics Corporation Method and device for reserving wake-up functions of computer system after power loss
US6704865B1 (en) * 1999-12-23 2004-03-09 Delphi Technologies, Inc. Microprocessor conditional deterministic reset vector method
US20020188886A1 (en) * 2000-01-07 2002-12-12 Xiaodong Liu Method and apparatus for backing up application code upon power failure during a code update
US20020049931A1 (en) * 2000-09-19 2002-04-25 Kenichi Goto Method of and apparatus for executing diagnostic testing of a ROM
US6795940B2 (en) * 2000-09-19 2004-09-21 Nissan Motor Co., Ltd. Method of and apparatus for executing diagnostic testing of a ROM
US6757838B1 (en) * 2000-10-13 2004-06-29 Hewlett-Packard Development Company, L.P. Hardware independent implementation of computer system BIOS recovery
US20020083370A1 (en) * 2000-12-22 2002-06-27 Li Ming Y. Inexpensive method for diagnosing manufacturing defects in an embedded system
US6877063B1 (en) * 2000-12-22 2005-04-05 Xilinx, Inc. Multiple memory aliasing for a configurable system-on-chip
US6785846B2 (en) * 2000-12-22 2004-08-31 Intel Corporation Inexpensive method for diagnosing manufacturing defects in an embedded system
US7010679B2 (en) * 2001-12-14 2006-03-07 Mitac Technology Corp. System for selecting from multiple BIOS versions stored in a single memory device
US20030115444A1 (en) * 2001-12-14 2003-06-19 Mitac Technology Corp. Computer equipment
US20050055581A1 (en) * 2002-02-01 2005-03-10 Larsen Vincent Alan Financial transaction server with process-based security
US20050044381A1 (en) * 2002-02-01 2005-02-24 Larsen Vincent Alan System & method of table building for a process-based security system using intrusion detection
US20040158734A1 (en) * 2002-02-01 2004-08-12 Larsen Vincent Alan System and method for process-based security in a portable electronic device
US20040093525A1 (en) * 2002-02-01 2004-05-13 Larnen Vincent Alan Process based security tai building
US20040128510A1 (en) * 2002-02-01 2004-07-01 Larsen Vincent Alan Key exchange for a process-based security system
US20040128505A1 (en) * 2002-02-01 2004-07-01 Larsen Vincent Alan Secure file transfer in a process based security system
US20040230836A1 (en) * 2002-02-01 2004-11-18 Larsen Vincent Alan Hardware implementation of process-based security protocol
US7249379B2 (en) 2002-02-01 2007-07-24 Systems Advisory Group Enterprises, Inc. Method and apparatus for implementing process-based security in a computer system
US20040098627A1 (en) * 2002-02-01 2004-05-20 Larsen Vincent Alan Process based security system authentication system and method
US20040103096A1 (en) * 2002-02-01 2004-05-27 Larsen Vincent Alan Multi-user process based security system and method
US20040107354A1 (en) * 2002-02-01 2004-06-03 Larsen Vincent Alan Auto-rebuild using flash memory for a process based security system
US20030204772A1 (en) * 2002-04-29 2003-10-30 Petersen David B. System and method for concurrent logical device swapping
US7085956B2 (en) 2002-04-29 2006-08-01 International Business Machines Corporation System and method for concurrent logical device swapping
US20030204773A1 (en) * 2002-04-29 2003-10-30 International Business Machines Corporation System and method for automatic dynamic address switching
US6973586B2 (en) 2002-04-29 2005-12-06 International Business Machines Corporation System and method for automatic dynamic address switching
US20110066816A1 (en) * 2002-12-26 2011-03-17 Micron Technology, Inc. Non-volatile memory device adapted to identify itself as a boot memory
US8677109B2 (en) 2002-12-26 2014-03-18 Micron Technology, Inc. Non-volatile memory device adapted to identify itself as a boot memory
US7844811B2 (en) * 2002-12-26 2010-11-30 Micron Technology, Inc. Using chip select to specify boot memory
US9208075B2 (en) 2002-12-26 2015-12-08 Micron Technology, Inc. Non-volatile memory device adapted to identify itself as a boot memory
US20070294522A1 (en) * 2002-12-26 2007-12-20 Micron Technology, Inc. Using chip select to specify boot memory
US20040193862A1 (en) * 2003-03-31 2004-09-30 Johnson Lin Device with high storage capacity and several BIOS backup copies
US20040223729A1 (en) * 2003-05-08 2004-11-11 Kohji Okuno Information processing apparatus
GB2403317A (en) * 2003-06-23 2004-12-29 Symbian Software Ltd A portable computing device wherein if the non-volatile memory, which is used to load the operating system, fails a RAM back-up is used
GB2403317B (en) * 2003-06-23 2005-09-14 Symbian Software Ltd A portable computing device with a non-volatile memory drive
US20050273588A1 (en) * 2004-06-08 2005-12-08 Ong Soo K Bootstrap method and apparatus with plural interchangeable boot code images
US8370910B2 (en) 2005-03-10 2013-02-05 Hitachi, Ltd. File server for translating user identifier
US7653935B2 (en) * 2005-03-10 2010-01-26 Hitachi, Ltd. File server for translating user identifier
US20100122332A1 (en) * 2005-03-10 2010-05-13 Hitoshi Kamei File server for translating user identifier
US20060206928A1 (en) * 2005-03-10 2006-09-14 Hitoshi Kamei File server for translating user identifier
US20070220312A1 (en) * 2006-02-17 2007-09-20 Boyd Kenneth W Apparatus, system, and method for switching a volume address association in a point-in-time copy relationship
US7823007B2 (en) 2006-02-17 2010-10-26 International Business Machines Corporation Apparatus, system, and method for switching a volume address association in a point-in-time copy relationship
CN101162430B (en) * 2006-10-12 2017-03-01 三星电子株式会社 Memory cards and memory card program update method
US20080091902A1 (en) * 2006-10-12 2008-04-17 Jung-Pil Lee Memory card and method of updating memory card program
US8407684B2 (en) * 2006-10-12 2013-03-26 Samsung Electronics Co., Ltd. Memory card and method of updating memory card program
US20080155248A1 (en) * 2006-12-20 2008-06-26 Samsung Electronics Co., Ltd. Smart cards including booting mode rotection and methods of operating
US20090049244A1 (en) * 2007-08-14 2009-02-19 Zi San Electronics Corp. Data Displacement Bypass System
US7761671B2 (en) * 2007-08-14 2010-07-20 Zi San Electronics Corp. Data displacement bypass system
US8151104B2 (en) * 2008-06-27 2012-04-03 Lenovo (Singapore) Pte. Ltd. Establishing user-defined management engine default settings stored in a system memory
US20090327687A1 (en) * 2008-06-27 2009-12-31 Lenovo (Singapore) Pte. Ltd Arrangements for establishing management engine default settings
US8386842B2 (en) 2009-05-21 2013-02-26 Asustek Computer Inc. Computer system with damaged bios data recovering function and recovering method thereof
US20100299560A1 (en) * 2009-05-21 2010-11-25 Chih-Shien Lin Computer system with damaged bios data recovering function and recovering method thereof
EP2254051A1 (en) * 2009-05-21 2010-11-24 ASUSTeK Computer Inc. Computer system with damaged bios data recovering function and recovering method thereof
CN101908008B (en) 2009-06-03 2012-09-26 大唐移动通信设备有限公司 Device and method for switching BIOS (Basic Input/Output System)
US20140237226A1 (en) * 2011-09-30 2014-08-21 Kimon Berlin Option read-only memory use
US9286468B2 (en) * 2011-09-30 2016-03-15 Hewlett-Packard Development Company, L.P. Option read-only memory use
US9684518B2 (en) 2011-09-30 2017-06-20 Hewlett-Packard Development Company, L.P. Option read-only memory use
CN103827812B (en) * 2011-09-30 2017-12-15 惠普发展公司,有限责任合伙企业 Use the option read-only memory
EP2989547A4 (en) * 2013-04-23 2017-01-18 Hewlett-Packard Dev Company L P Repairing compromised system data in a non-volatile memory
WO2014175865A1 (en) 2013-04-23 2014-10-30 Hewlett-Packard Development Company, L.P. Repairing compromised system data in a non-volatile memory
US20160232057A1 (en) * 2015-02-11 2016-08-11 Sandisk Technologies Inc. Safe mode boot loader

Similar Documents

Publication Publication Date Title
US5359608A (en) Apparatus for activation and deactivation of instruction tracing through use of conditional trace field in branch instructions
US6158000A (en) Shared memory initialization method for system having multiple processor capability
US5269022A (en) Method and apparatus for booting a computer system by restoring the main memory from a backup memory
US6711059B2 (en) Memory controller
US5991849A (en) Rewriting protection of a size varying first region of a reprogrammable non-volatile memory
US6442068B1 (en) Non-volatile memory with functional capability of burst mode read and page mode read during suspension of an operation of electrical alteration
US5261114A (en) Method and apparatus for providing down-loaded instructions for execution by a peripheral controller
US5473775A (en) Personal computer using flash memory as BIOS-ROM
US20030005277A1 (en) Automatic replacement of corrupted BIOS image
US4669059A (en) Method and apparatus in a data processor for selectively disabling a power-down instruction
US5805882A (en) Computer system and method for replacing obsolete or corrupt boot code contained within reprogrammable memory with new boot code supplied from an external source through a data port
US7305668B2 (en) Secure method to perform computer system firmware updates
US5432927A (en) Fail-safe EEPROM based rewritable boot system
US5596759A (en) Method for initializing a multiple processor computer system using a common ROM
US5664194A (en) Method for autonomously transferring code to a computer without accessing local memory by the central processing unit
US5226122A (en) Programmable logic system for filtering commands to a microprocessor
US6442067B1 (en) Recovery ROM for array controllers
US20050216722A1 (en) Computer system having multi-operation system and method for changing operating system in computer system
US4030073A (en) Initialization circuit for establishing initial operation of a digital computer
US5794054A (en) Flash ROM sharing between a processor and a controller
US6119192A (en) Circuit and method for configuring a bus bridge using parameters from a supplemental parameter memory
US7050859B1 (en) Systems and methods to port controller state and context in an open operating system
US5479639A (en) Computer system with a paged non-volatile memory
US4694393A (en) Peripheral unit for a microprocessor system
US5951685A (en) Computer system with system ROM including serial-access PROM coupled to an auto-configuring memory controller and method of shadowing BIOS code from PROM

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTERNATIONAL BUSINESS MACHINES CORP., NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:BEALKOWSKI, RICHARD;DESAI, DHRUVKUMAR M.;HAIG, ROBERT B.;AND OTHERS;REEL/FRAME:006415/0953

Effective date: 19921106

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20020705

AS Assignment

Owner name: LENOVO (SINGAPORE) PTE LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:016891/0507

Effective date: 20050520

Owner name: LENOVO (SINGAPORE) PTE LTD.,SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:016891/0507

Effective date: 20050520