US5166760A - Semiconductor Schottky barrier device with pn junctions - Google Patents

Semiconductor Schottky barrier device with pn junctions Download PDF

Info

Publication number
US5166760A
US5166760A US07/833,706 US83370692A US5166760A US 5166760 A US5166760 A US 5166760A US 83370692 A US83370692 A US 83370692A US 5166760 A US5166760 A US 5166760A
Authority
US
United States
Prior art keywords
semiconductor region
layer
semiconductor
diode
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/833,706
Inventor
Mutsuhiro Mori
Yasumiti Yasuda
Naoki Sakurai
Hidetoshi Arakawa
Hiroshi Owada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Power Semiconductor Device Ltd
Original Assignee
Hitachi Ltd
Hitachi Power Semiconductor Device Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2-045434 priority Critical
Priority to JP2045434A priority patent/JP2590284B2/en
Priority to US07/660,872 priority patent/US5101244A/en
Application filed by Hitachi Ltd, Hitachi Power Semiconductor Device Ltd filed Critical Hitachi Ltd
Priority to US07/833,706 priority patent/US5166760A/en
Priority claimed from US07/971,567 external-priority patent/US5278443A/en
Publication of US5166760A publication Critical patent/US5166760A/en
Application granted granted Critical
Priority claimed from US08/473,937 external-priority patent/US5731970A/en
Priority claimed from US08/480,399 external-priority patent/US5801936A/en
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes
    • H01L29/872Schottky diodes
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/003Constructional details, e.g. physical layout, assembly, wiring, busbar connections
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/0814Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit
    • H03K17/08148Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit in composite switches
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05558Shape in side view conformal layer on a patterned surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01023Vanadium [V]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12032Schottky diode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1203Rectifying Diode
    • H01L2924/12036PN diode
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/927Different doping levels in different parts of PN junction to produce shaped depletion layer
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/928Active solid-state devices, e.g. transistors, solid-state diodes with shorted PN or schottky junction other than emitter junction

Abstract

A semiconductor device is provided wherein a first diode having a pn junction and a second diode having a combination of a Schottky barrier and a pn junction in a current-passing direction are provided side by side in a direction perpendicular to the current-passing direction. When a forward current with a current density JF is passed into the second diode, the relation ##EQU1## is established in a forward voltage VF range of 0.1 (V) to 0.3 (V), where k represents the Boltzmann constant (≈1.38×10-23 J/K), T represents the absolute temperature, and q represents the quantity of electron charges (≈1.6×10-19 C). The first diode can have a first semiconductor region of one conductivity type and a second semiconductor region of the other conductivity type adjacent to the first semiconductor region to form a pn junction therebetween, so as to be in ohmic contact with one main electrode, and so as to have an impurity concentration higher than that of the first semiconductor region. The second diode can be formed by the first semiconductor region of the one conductivity type and a third semiconductor region of the other conductivity type analogously as above.

Description

This is a continuation of application Ser. No. 07/660,872 filed Feb. 26, 1991, now U.S. Pat. No. 5,101,244 issued Mar. 31, 1992.

BACKGROUND OF THE INVENTION

The present invention relates to a high-speed diode having a small reverse recovery current and a device produced by application of the diode. In particular, it relates to a semiconductor device and a method of producing the same, in which it is possible to make a diode high in withstanding voltage, high in reliability and simple in manufacturing.

FIG. 9 shows current and voltage waveforms of a general diode in which the state thereof changes from a current conductive state in the forward direction (hereinafter referred to as "forward current-conductive state") into a current blocking state in the reverse direction (hereinafter referred to as "reverse current-blocking state"). When a current with a current density JF is passed in the forward direction and then a voltage VR is instantaneously applied in the reverse direction, a reverse recovery current flows. It is necessary to reduce the peak value of the reverse recovery current density JRP at this time to be as small as possible, because a power loss is generated proportionally to the peak value of the current density JRP. Furthermore, the peak value of the current density JRP acting as a noise source becomes a cause of a faulty operation in a circuit using the diode, in particular, an integrated circuit using the diode. From this point of view, a diode structure for reducing the current density JRP as shown in FIG. 10 has been discussed in the papers of IEEE International Electron Devices Meeting, pages 658-661, 1987. In this structure, a p layer 113 separated into parts is formed in an n- layer 112 which is formed on one surface of an n+ substrate 111 by a technique such as a crystal growing technique. An electrode 121 is disposed so as to be in ohmic contact with the p layer 113 and forms a Schottky junction with exposed portions of the n- layer 113 where the p layer 113 is not formed, that is, exposed portions of the n- layer 112 which are respectively disposed between the separation parts of the p layer 113. The electrode 121 is formed so as to extend onto an oxidized film 131 in the peripheral portions thereof, so that the electrode 121 serves as a field plate for relaxing the electric field in the peripheral portions thereof. An opposite electrode 122 is disposed so as to be in low ohmic contact with the n+ layer 111. When a current is passed through the diode from the electrode 121 to the electrode 122, holes are injected through the pn junction portions, that is, from the p layer 113 to the n- layer 112, so that excess carriers are accumulated in the n- layer 112. However, only a very small number of holes are injected through the Schottky junction portions from the electrode 121 to the n- layer 112. Accordingly, the concentration of carriers accumulated in the vicinity of the interface between the pn junction and the Schottky junction is reduced compared with the conventional diode having only pn junctions. Consequently, as is obvious from FIG. 9, the diode of FIG. 10 has an advantage in that it is effective for reduction of the current density JRP, because the current density JRP at the instance when the reverse bias VR is applied is produced by the carriers accumulated in the vicinity of the pn junctions. Furthermore, in a reverse current-blocking state, because a depletion layer extending from the pn junctions which are formed between the p layer 113 and the n- layer 112 and disposed on the both sides of the Schottky junction reaches through under the Schottky junction so that the electric field applied to the Schottky junction can be relaxed. Accordingly, the diode has another advantage in that a leakage current can be reduced compared with the conventional diode having only Schottky junctions.

On the other hand, a diode structure for reducing the current density JRP as shown in FIG. 11 has been disclosed in Japanese Patent Unexamined Publication No. Sho-58-60577. The diode of FIG. 11 is different from the diode of FIG. 10 in that a p layer 114 having a carrier concentration lower than that of the p+ layer 113 is provided on the exposed surface portions of the n- layer 112 which are located between separated parts of the p+ layer 113. The electrode is disposed so as to be in ohmic contact with the p+ layer 114. Accordingly, because a current is mainly passed through the pn junctions between the p layer 114 and the n- layer 112 which is small in diffused potential when the diode is in a forward current-conductive state, the diode has an advantage in that a forward voltage drop can be reduced compared with the diode having only the pn junctions between the p+ layer 113 and the n- layer 112. Furthermore, because the carrier concentration in the p layer 114 is low, the quantity of carriers injected from the p layer 114 can be reduced. Accordingly, the diode has another advantage in that the current density JRP can be reduced. Furthermore, because a metal-semiconductor interface such as a Schottky junction is not used, the diode is little affected by factors such as contamination at the semiconductor surface. Accordingly, the diode has a further advantage in that the diode has stable characteristics. Of course, the diode of FIG. 11 has the same effect as the diode of FIG. 10 in that the electric field applied to the pn junctions between the p layer 114 and the n- layer 112 can be relaxed by the depletion layer extending from both the deep p+ layer 113 and the n- layer 112 to thereby reduce a leakage current.

SUMMARY OF THE INVENTION

The diode as shown in FIG. 10 has a problem in that, by the bonding of a wire 141 to the electrode 121, a leakage current is increased to deteriorate the withstanding voltage. The cause of this problem is conjectured as follows.

When the wire 141 is bonded to the electrode 121, a defect may be produced in an interface between the electrode 121 and the n- layer 112 by the pressure applied to the electrode 121 and the wire 141. Because the defect forms a recombination center, electrons in a conduction band flow into the defect so that a leakage current increases. In particular, because the thickness of the Schottky barrier decreases as the strength of the electric field applied to the interface between the electrode 121 and the n- layer 112 increases in a reverse bias state, the probability that electrons transit into the recombination center in the form of a tunnel current increases. It happens therefore that the leakage current increases remarkably and, accordingly, the withstanding voltage deteriorates.

On the other hand, the diode as shown in FIG. 11 has a problem in that the current density JPR becomes larger than that of the diode of FIG. 10 because there exists carrier injection from the p layer 114. Although it is possible to reduce the carrier concentration in the p layer 114 to thereby reduce the current density JPR, it has a disadvantage in that the withstanding voltage deteriorates when the carrier concentration of the p layer 114 is too small. The presumed cause of the disadvantage is as follows. When the carrier concentration in the p layer 114 is too small, a depletion layer is punched through the electrode 121 so that the withstanding voltage deteriorates. The diode of FIG. 11 has another problem in that the steps of the producing process for forming the p layer 114 are increased in number compared with the diode of FIG. 10.

As described above, because there is no consideration in the prior art upon the deterioration of the withstanding voltage in a structure to attain a small current density JRP, a problem arises in that reduction of the current density JRP is incompatible with security of the withstanding voltage.

An object of the present invention is therefore to provide a semiconductor device which has a small current density JRP and a stable withstanding voltage, which can be produced easily, and is excellent in stability, as well as to provide a method of producing the same.

To attain the foregoing object, the semiconductor device according to the present invention has a feature that a first diode having a pn junction and a second diode having a combination of a Schottky barrier and a pn junction in a current-conductive direction are arranged in a direction perpendicular to the current-conductive direction. More specifically, the feature is in that when a forward current with a current density JF is passed into the second diode, the relation ##EQU2## is established in a forward voltage VF range of 0.1 (V) to 0.3 (V), where k represents the Boltzmann constant (≈1.38×10-23 J/K), T represents the absolute temperature, and q represents the quantity of electron charges (≈1.6×10-19 C). As a specific example of the configuration thereof, the first diode is constituted by a first semiconductor region of one conductive type and a second semiconductor region of the other conductive type which is provided so as to be adjacent to the first semiconductor region to form a pn junction therebetween, so as to be in ohmic contact with one main electrode, and so as to have an impurity concentration higher than that of the first semiconductor region, and the second diode is constituted by the first semiconductor region of the one conductive type and a third semiconductor region of the other conductive type which is provided so as to be adjacent to the first semiconductor region to form a pn junction therebetween, so as to be in contact through a Schottky barrier with the one main electrode, and so as to have an impurity concentration higher than that of the first semiconductor region. In this case, it is preferable that the third semiconductor region has the carrier concentration of not larger than 1×1014 cm-2 and has a thickness of not larger than 10 nm. As a whole configuration of the semiconductor device, it is ideal that the second diodes are enclosed by the first diodes respectively.

Furthermore, in order to attain the foregoing object, the method of producing a semiconductor device according to the present invention comprises: a first step of forming, on one main surface of a first semiconductor region of one conductive type, a second semiconductor region of the other conductive type to extend from the one main surface into the inside of the first semiconductor region so as to have a plurality of small areas and an annular area surrounding the small areas when seen from the one main surface and so as to have an impurity concentration higher than the first semiconductor region; a second step of forming, on the one main surface, a metal layer containing impurities of the other conductive type on the second semiconductor region and portions of the first semiconductor region which are exposed among the small and annular areas of the second semiconductor region; and a third step of bringing the metal metallic layer into ohmic contact with the second semiconductor region and diffusing impurities of the metal layer into the first semiconductor region to form a third semiconductor region of the other conductive type which is thinner than the second semiconductor region, and performing a heat treatment so as to form a Schottky barrier between the metallic layer and the third semiconductor region.

Preferably, the above-mentioned metal layer is constituted by a material containing aluminum as a main component, and the heat treatment in the above-mentioned third step of carried out at a temperature in a range of 430° to 577° C.

In the present invention, a pn junction is formed under a Schottky barrier. Accordingly, because the pn junction can prevent the increase of a leakage current caused by a tunnel current or the like even when a defect at wire bonding or the like arises in a Schottky barrier interface, the withstanding voltage can be prevented from lowering.

Furthermore, because the injection of holes into the n- layer from the p layer under the Schottky barrier can be suppressed by establishing the value of n to be a range of 1.00≦n≦1.15, the excess carriers accumulated on the pn junction interface can be reduced and, accordingly, the reverse recovery current density JRP can be reduced.

Furthermore, because a p layer can be formed under the Schottky barrier by making an electrode contain p-type impurities and diffusing the p-type impurities into a semiconductor, there is no necessity of providing a new process for forming a p layer by ion implantation or other technique and, accordingly, the production is made easy.

In the semiconductor device according to the invention, not only a reverse recovery current can be reduced to prevent the deterioration of the withstanding voltage but also the producing process can be simplified. Consequently, there arise effects of the reduction of noises, the improvement of reliability, the facilitation of production, etc.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A and 1B are a sectional view and a plan view of a semiconductor device as an embodiment of the present invention;

FIGS. 2A and 2B and FIG. 3 are explanatory views for explaining the effect of the invention;

FIGS. 4A through 4C are sectional views showing a method for producing a semiconductor device according to the invention;

FIG. 5 is an explanatory view showing a producing condition according to the invention;

FIGS. 6A, 6B, 7 and 8 are sectional views and a circuit diagram showing applications of the invention;

FIG. 9 is an explanatory view for explaining the reverse recovery characteristic of a diode; and

FIGS. 10 and 11 are sectional views of conventional semiconductor devices.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to the drawings illustrating embodiments of the invention, the present invention will be described in detail hereunder.

FIGS. 1A and 1B are a sectional view and a plan view of an embodiment 6 of the semiconductor device according to the present invention. In FIGS. 1A and 1B, the reference numeral 1 designates a semiconductor substrate having a pair of main surfaces 11 and 12 disposed in opposition to each other. The semiconductor substrate 1 is composed of an n+ layer 13 disposed so as to be adjacent to one main surface 11, an n- layer 14 disposed so as to be adjacent to both the n+ layer 13 and the other main surface 12 and having an impurity concentration lower than that of the n+ layer 13, a p layer 15 extending from a plurality of selected portions of the other main surface 12 into the inside of the n- layer 14 and having an impurity concentration higher than that of the n- layer 14, and a p layer 16 extending from the other main surface 12 into the inside of the n- layer 14 so as to be located between separated portions of the p layer 15 and having an impurity concentration higher than that of the n- layer 14 and having a depth thinner than that of the p layer 15. The p layer 15 is composed of a plurality of small areas 151, and an annular area 152 for surrounding the small areas 151. The reference numeral 2 designates one main electrode which is provided so as to be in ohmic contact with the n+ layer 13 at the one main surface 11, 3 designates the other main electrode which is provided so as to be in ohmic contact with the p layer 15 at the other main surface 12 and which forms a Schottky barrier between the other main electrode 3 and the p layer 16, and 4 designates an oxidized film formed so as to partially cover the n- layer 14 and the p layer 15 in the peripheral portions of the other main surface 12. The other main electrode 3 extends so as to partially cover the oxidized film 4. Thus, between the main surfaces 11 and 12 in pair, there is provided a diode structure composed of a first diode which is constituted by the n+ layer 13, the n- layer 14 and the p layer 15, and a second diode which is constituted by the n+ layer 13, the n- layer 14, the p layer 16 and the Schottky barrier.

The embodiment of the present invention as illustrated in FIGS. 1A and 1B is different from the conventional example shown in FIG. 11 in that a Schottky barrier is provided between the p layer 16 and the main electrode 3. The effect of the invention will be described with reference to FIGS. 2A and 2B. The diagram of FIG. 2A shows the energy band structure of a Schottky barrier region formed between the electrode 121 and the n- layer 112 in the conventional example of FIG. 10. The diagram of FIG. 2B shows the energy band structure of a Schottky barrier region formed between the main electrode 3, the p layer 16 and the n- layer 14 in the invention of FIG. 1A. In the conventional structure shown in the diagram of FIG. 2A, it is supposed that when a defect is produced in the Schottky barrier interface by wire bonding or the like as described previously, electrons in a conduction band in a reverse bias state flow into the recombination center produced by the defect to thereby increase a leakage current and, accordingly, the withstanding voltage deteriorates. In the embodiment of the present invention shown in diagram of FIG. 2B, on the other hand, the probability that electrons in a conduction band transit into the defect in the form of a tunnel current can be remarkably reduced even when a defect is produced in the Schottky barrier interface because the width W of the barrier is enlarged by the p layer 16. When, for example, the width of the p layer 16 exceeds 100 Å, there is little transition of electrons by tunneling effect. Accordingly, the leakage current is reduced to attain an improvement in the withstanding voltage. Furthermore, because a Schottky barrier is formed between the p layer 16 and the main electrode 3, the invention has an advantage in that the deterioration of the withstanding voltage as in the conventional diode of FIG. 11 is prevented even when the depletion layer caused by the pn junction is punched through to the main electrode 3. Further, the height φBn of the barrier against electrons, being innate in metal, can be increased by ΔφBn by the p layer 16. Accordingly, the leakage current flowing over the barrier (φBn +ΔφBn) in a reverse current blocking state can be also reduced. For example, the leakage current at 150° C. can be reduced by about the order of one figure by increasing the ΔφBn by 0.1 eV. Because the P layer 15 is formed more deeply than the p layer 16, it is a matter of course that there arises an effect that the electric field applied to the pn junction of the p layer 15 can be relaxed by the depletion layer extending from the pn junctions of the p layer 15. Further, the supply of holes into the p layer 16 can be suppressed by the barrier φBP against holes in the p-type Schottky barrier. As described previously, in the diode of FIG. 11 in which the p layer 114 is in ohmic contact with the electrode 121, holes are supplied from the electrode 121 to the p layer 114 and then injected from the p layer 114 into the n- layer 112. On the contrary, in the diode 1 of FIGS. 1A and 1B, the supply of holes to the p layer 16 is suppressed by φBP, so that the injection of holes from the p layer 16 into the n- layer can be reduced. As a result, carriers accumulated in the vicinity of the pn junctions can be reduced, so that the current density JRP can be reduced. In the more preferred p layer 16, the current density JRP can be reduced more remarkably because the injection of holes can be reduced extremely be depleting the p layer on the basis of built-in potentials both the pn junction and the Schottky junction.

In addition, because the p layer 15 and the n- layer 14 are more biased in the forward direction by the increase ΔφBn of the height of the barrier due to the p layer 16, there arises an effect that the forward voltage drop can be reduced. That is, as described previously, in the diagram of FIG. 2A, electrons injected from the n+ layer 13 are mainly passed through the Schottky junction to make it difficult to promote the injection of holes from the p layer efficiently. On the contrary, in the diagram of FIG. 2B, the p layer 15 and the n- layer 14 are more biased in the forward direction by the higher voltage corresponding the value ΔφBn to thereby increase the quantity of hole injection from the p layer 15, so that the forward voltage drop in the diode can be reduced.

FIG. 3 shows a result of an experiment in which the electrical characteristic of the diode has been examined in detail at a room temperature in the case where various types of p layers 16 are applied to the diode 1 of FIG. 1. The graph of FIG. 3 shows the relationship between the value of n (the axis of abscissas) expressed by the formula ##EQU3## and the value of JRP /JF which is a ratio of a reverse recovery current density to a forward current density (the axis of ordinates) in a region in which a linear relationship exists between the value of a forward voltage VF which is in a range of about 0.1 to about 0.3 V and the value of lnJF when a current with the current density JF is made to flow through the diode in the forward direction. The relationship shown in the graph of FIG. 3 shows that the majority carriers occupy the main current as the value of n approaches to 1, and that the current used for recombination with injected minority carriers becomes large as the value of n approaches to 2. As a result of examination of the ratio JRP /JF of the reverse recovery current density JRP to the forward current density JF, it has been found that the relationship of FIG. 3 is established. It has been found that the ratio JRP /JF can be reduced by establishing the value of n to be in a range of 1.00 to 1.15. This shows that the reverse recovery current density JRP can be reduced by reducing the injection of the minority carriers (that is, by reducing the value of n) even when the p layer 16 is provided.

In respect to the condition for the p layer 16, it is preferable that the quantity of injected ions is not larger than about 1×1014 cm-2 in the case where the p layer 16 is formed by implantation of B (boron) ions. If the quantity of injected ions is larger than 1×1014 cm-2, the relation between the p layer 16 and the main electrode 2 approaches to ohmic contact and, at the same time, the concentration of the p layer 16 increases, so that holes are injected easily from the p layer 16 into the n- layer to thereby increase the reverse recovery current density JRP.

FIGS. 4A through 4C show a method of producing a semiconductor device as a preferred embodiment of the present invention. First, an n- layer 14 having a specific resistance and a thickness necessary for attaining desired a withstanding voltage is prepared. From one surface of the n- layer 14, p-type impurities are partially introduced by ion implantation or diffusion. Here, the p-type impurities are diffused by a heat treatment to a desired depth, for example, 1 to 10 μm in the case of a diode of 600 V, thereby forming a p layer 15 (FIG. 4A). Then, an electrode 3 containing p-type impurities is piled on the surface of the p layer 15 and the surface of the n- layer 14 enclosed by the p layer 15 (FIG. 4B). Here, the p-type impurities in the electrode 3 are diffused into the surface of the n- layer 14 by a heat treatment, thereby forming a p layer 16 (FIG. 4C). By applying the aforementioned technique, it is possible to omit the step of forming the p layer 16 by using such as ion implantation which was necessary in the conventional case of FIG. 11. In this case, because the junction depth of the p layer 16 is very small, that is, not larger than about 100 nm, it is preferable that the final end p layer 15 is connected to the other final end p layer 16 for the double purpose of relaxing the electric field in the periphery and securing the withstanding voltage. In the case where any suitable shape in plan, for example, a stripe shape, a circular shape, a polygonal shape, may be used as the shape of the p layer 15, the effect of the invention can be attained. It is a matter of course that the electrode for forming a Schottky barrier and the electrode for forming an ohmic junction may be formed of different materials and may be short-circuited electrically with each other.

FIG. 5 shows a result of an experiment for examination of a more preferred example of the electrode 3 in the case where a material containing aluminum is used for the electrode 3. As an experimental result by the inventors, it has been found that the p layer 14 is formed when the temperature for the heat treatment is higher than 430° C. However, if the temperature is made to be not lower than 577° C. which is an eutectic point for aluminum and silicon, there occur both wire breaking in the electrode 3 and unevenness in the p layer 14 caused by condensation of aluminum. Accordingly, it is not preferable that the temperature for the heat treatment is made to be equal to or higher than the eutectic point. From the result, there arises an effect the silicon-containing aluminum widely used in the semiconductor process can be applied to the electrode 3 and can be applied to the semiconductor producing process. In the case where the amount of silicon added to aluminum is small, that is, in a range of 2 to 3%, the barrier height may be reduced to about 0.79 eV by elution of silicon in a silicon wafer at 550° C. but the barrier height can be increased by 0.1 eV to thereby reduce the leakage current by the order of about one figure compared with the barrier height of 0.69 eV in the case where no pn junction is provided. In this case, the barrier height of Schottky junction annealed at 430°-500° C. is about 0.89 eV, 0.1 eV higher than that at 550° C. the leakage current for the 0.89 eV device is still one figure lower than that for the 0.79 eV device.

FIGS. 6A and 6B show applications of the present invention in which a power MOSFET and the semiconductor device according to the invention are used in combination. The power MOSFET is composed of a p-type well layer 17 formed in the n- layer 14, an n-type source layer 18 formed in the inside of the well layer 17, an gate electrode 4, and drain and source electrodes formed by extending the electrodes 2 and 3. The reference numeral 6 designates a bonding wire for providing the diode on the electrode 3. As a result, a main current can be passed into the power MOSFET through the built-in diode composed of an n+ layer 13, an n+ layer 14, a p layer 15 and another p layer 16, so that not only the deterioration of the withstanding voltage caused by the bonding of the wire 6 can be prevented but also the reverse recovery current density JRP can be reduced. Further, as shown in FIG. 6B, the semiconductor device according to the present invention may be provided in the electrically conductive region of the power MOSFET. Accordingly, the present invention can be applied to the electrically conductive region occupying a large area in the power MOSFET to form a composite device so that a larger diode current can be taken out. It is a matter of course that the diode according to the present invention may be applied to another transistor having an n+ substrate such as a bipolar transistor to form a composite device.

FIG. 7 shows an example in which the present invention is applied to a dielectric isolated substrate 7 used in power ICs and the like. The diode according to the present invention is formed in the inside of a single crystal island 73 formed through an insulating film 72 in a substrate of a multicrystal semiconductor 71. The electrodes 2 and 3 are exposed at one and the same surface. By applying the semiconductor device according to the present invention to a power IC using the dielectric separating substrate, not only a bonding pad can be provided on the electrode 3 but also the reverse recovery current density JRP can be reduced without spoiling the characteristics of other elements of a power IC. Furthermore, because the p layer 16 can be constituted by an electrode containing aluminum as a main component, there is no necessity of addition of a new process.

FIG. 8 shows an example in which the present invention is applied to a feedback diode DF included in a transistor module. The circuit shown in FIG. 8 is a three-phase inverter module using IGBT (integrated gate bipolar transistor). In particular, in the module using IGBT which is remarkably improved in high-speed switching, the turning-on speed thereof is so high that when an IGBT connected to an E terminal turns on, a diode DF connected to a C terminal just above the IGBT is biased reversely so that a reverse recovery current JRP is generated. There arises a disadvantage, therefore, in that the reverse recovery current acts as a noise source to make a gate circuit of an off-state parallel-connected IGBT maloperate to thereby turn on the IGBT. As a result, the C and E terminals are short-circuited, so that the IGBT may be destroyed in the worst case. When the diode according to the invention is applied to the module, the reverse recovery current JRP is so small that not only noise generation can be suppressed to prevent the maloperation of the circuit but also a defect in the withstanding voltage, of the diode requiring a large number of bondings in the module can be reduced to improve the yield thereof.

It is a matter of course that the same effect can be attained in the case the lifetime of the minority of carriers in the semiconductor device according to the present invention may be shortened by a technique such as radiation of electron rays or in the case where the p-type and n-type semiconductor layers in the semiconductor device according to the invention may be replaced by each other.

Claims (4)

What is claimed is:
1. A semiconductor module having a parallel connection of an insulated gate bipolar transistor and a diode between a pair of terminals therefor, characterized in that the diode comprises:
a first semiconductor region of a first conductivity type having a main surface;
a second semiconductor region of a second conductivity type extending from a plurality of selected portions of said main surface into the inside of said first semiconductor region;
a third semiconductor region of the second conductivity type extending from said main surface into the inside of said first semiconductor region and across adjacent portions of said second semiconductor region, said third semiconductor region having a depth smaller than that of said second semiconductor region;
a first electrode formed on said main surface so as to form an ohmic junction with said second semiconductor region and to form a Schottky junction with said third semiconductor region; and
a second electrode provided so as to form an ohmic junction with said first semiconductor region.
2. A semiconductor module having a parallel connection of an insulated gate bipolar transistor and a diode between a pair of terminals therefor, characterized in that the diode comprises:
a semiconductor substrate having a pair of first and second main surfaces opposite to each other and having, between said pair of main surfaces, a first semiconductor region of a first conductivity type adjacent to said first main surface, a second semiconductor region of the first conductivity type adjacent to both said first semiconductor region and said second main surface and having an impurity concentration lower than that of said first semiconductor region, a third semiconductor region of a second conductivity type extending from said second main surface into the inside of said second semiconductor region so as to form small areas and an annular are surrounding said small areas, and having an impurity concentration higher than that of said second semiconductor region, and a fourth semiconductor region of the second semiconductor type extending from said second main surface into the inside of said second semiconductor region so as to be located on portions of said second semiconductor region which are exposed among said small and annular areas of said third semiconductor region, said fourth semiconductor region having a thickness thinner than that of said third semiconductor region and having an impurity concentration lower than that of said third semiconductor region;
a first electrode provided at said first main surface of said semiconductor substrate so as to be in ohmic contact with said first semiconductor region; and
a second electrode provided at said second main surface of said semiconductor substrate so as to be in ohmic contact with said third semiconductor region and so as to be in contact through a Schottky barrier with said third semiconductor region.
3. A semiconductor module having a parallel connection of an insulated gate bipolar transistor and a diode between a pair of terminals thereof, characterized in that the diode comprises:
a first semiconductor region of a first conductivity type;
a second semiconductor region of a second conductivity type extending from one surface of said first semiconductor region into the inside of said first semiconductor region so as to form small areas and an annular area surrounding said small areas, and having an impurity concentration higher than that of said first semiconductor region;
a third semiconductor region of the second conductivity type extending from said one surface of said first semiconductor region into the inside of said first semiconductor region so as to be located on portions of said first semiconductor region which are exposed among said small and annular areas of said second semiconductor region, said third semiconductor region having a thickness thinner than that of said second semiconductor region and having an impurity concentration lower than that of said second semiconductor region;
a fourth semiconductor region of the first conductivity type provided so as to be adjacent to said first semiconductor region at an opposite side to said one surface, said fourth semiconductor region partly extending to said one surface so as to be exposed at said one surface and having an impurity concentration higher than that of said first semiconductor region;
a first electrode provided so as to be in ohmic contact with said second semiconductor region and so as to be in contact through a Schottky barrier with said third semiconductor region; and
a second electrode provided so as to be in ohmic contact with the portion of said fourth semiconductor region which is exposed at said one surface.
4. A semiconductor according to claim 3, in which, when a forward current with a current density JF is passed between said first and second electrodes, the relation ##EQU4## is established in a forward voltage VF range of 0.1 (V) to 0.3 (V), where k represents the Boltzmann constant, l represents the quantity of electron charges, and T represents the absolute temperature.
US07/833,706 1990-02-28 1992-02-11 Semiconductor Schottky barrier device with pn junctions Expired - Lifetime US5166760A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2-045434 1990-02-28
JP2045434A JP2590284B2 (en) 1990-02-28 1990-02-28 Semiconductor device and manufacturing method thereof
US07/660,872 US5101244A (en) 1990-02-28 1991-02-26 Semiconductor schottky device with pn regions
US07/833,706 US5166760A (en) 1990-02-28 1992-02-11 Semiconductor Schottky barrier device with pn junctions

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US07/833,706 US5166760A (en) 1990-02-28 1992-02-11 Semiconductor Schottky barrier device with pn junctions
US07/971,567 US5278443A (en) 1990-02-28 1992-11-05 Composite semiconductor device with Schottky and pn junctions
US08/473,937 US5731970A (en) 1989-12-22 1995-06-07 Power conversion device and semiconductor module suitable for use in the device
US08/480,399 US5801936A (en) 1990-12-20 1995-06-07 Semiconductor module for a power conversion device
US08/979,778 US5929519A (en) 1989-12-22 1997-11-26 Semiconductor module including switching device chips and diode chips

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US07/660,872 Continuation US5101244A (en) 1990-02-28 1991-02-26 Semiconductor schottky device with pn regions

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US07/971,567 Continuation US5278443A (en) 1990-02-28 1992-11-05 Composite semiconductor device with Schottky and pn junctions

Publications (1)

Publication Number Publication Date
US5166760A true US5166760A (en) 1992-11-24

Family

ID=27292232

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/833,706 Expired - Lifetime US5166760A (en) 1990-02-28 1992-02-11 Semiconductor Schottky barrier device with pn junctions

Country Status (1)

Country Link
US (1) US5166760A (en)

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5278443A (en) * 1990-02-28 1994-01-11 Hitachi, Ltd. Composite semiconductor device with Schottky and pn junctions
US5801936A (en) * 1990-12-20 1998-09-01 Hitachi, Ltd. Semiconductor module for a power conversion device
US5929519A (en) * 1989-12-22 1999-07-27 Hitchi, Ltd. Semiconductor module including switching device chips and diode chips
WO2001091187A1 (en) * 2000-05-22 2001-11-29 Abb Ab A semiconductor device
US6501145B1 (en) * 1997-06-03 2002-12-31 Daimlerchrysler Ag Semiconductor component and method for producing the same
US20070072360A1 (en) * 2005-09-28 2007-03-29 Tanmay Kumar Method for using a memory cell comprising switchable semiconductor memory element with trimmable resistance
US20070164388A1 (en) * 2002-12-19 2007-07-19 Sandisk 3D Llc Memory cell comprising a diode fabricated in a low resistivity, programmed state
US20070164309A1 (en) * 2002-12-19 2007-07-19 Sandisk 3D Llc Method of making a diode read/write memory cell in a programmed state
US20070194364A1 (en) * 2001-08-30 2007-08-23 Shindengen Electric Manufacturing Co., Ltd. Diode
US20080007989A1 (en) * 2005-09-28 2008-01-10 Sandisk 3D Llc Programming methods to increase window for reverse write 3D cell
US20080013364A1 (en) * 2002-12-19 2008-01-17 Sandisk 3D Llc Method of making non-volatile memory cell with embedded antifuse
US20080017912A1 (en) * 2002-12-19 2008-01-24 Sandisk 3D Llc Non-volatile memory cell with embedded antifuse
US20090257265A1 (en) * 2008-04-11 2009-10-15 Sandisk 3D Llc Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same
US20090256129A1 (en) * 2008-04-11 2009-10-15 Sandisk 3D Llc Sidewall structured switchable resistor cell
US7800932B2 (en) 2005-09-28 2010-09-21 Sandisk 3D Llc Memory cell comprising switchable semiconductor memory element with trimmable resistance
US20110215338A1 (en) * 2010-03-08 2011-09-08 Qingchun Zhang Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US8618582B2 (en) 2011-09-11 2013-12-31 Cree, Inc. Edge termination structure employing recesses for edge termination elements
US8653534B2 (en) 2008-05-21 2014-02-18 Cree, Inc. Junction Barrier Schottky diodes with current surge capability
US8664665B2 (en) 2011-09-11 2014-03-04 Cree, Inc. Schottky diode employing recesses for elements of junction barrier array
US8680587B2 (en) 2011-09-11 2014-03-25 Cree, Inc. Schottky diode
WO2014195131A1 (en) * 2013-06-06 2014-12-11 Robert Bosch Gmbh High-voltage trench junction barrier schottky diode with p layers beneath the schottky contact
US9806256B1 (en) 2016-10-21 2017-10-31 Sandisk Technologies Llc Resistive memory device having sidewall spacer electrode and method of making thereof

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5860577A (en) * 1981-10-07 1983-04-11 Hitachi Ltd Semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5860577A (en) * 1981-10-07 1983-04-11 Hitachi Ltd Semiconductor device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Baciga et al., "The Merged P-I-N Schottky (MPS) Rectifier: A High-Voltage, High-Speed Power Diode", IEEE International Electron Devices Meeting, 1987, pp. 658-661.
Baciga et al., The Merged P I N Schottky (MPS) Rectifier: A High Voltage, High Speed Power Diode , IEEE International Electron Devices Meeting, 1987, pp. 658 661. *

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5929519A (en) * 1989-12-22 1999-07-27 Hitchi, Ltd. Semiconductor module including switching device chips and diode chips
US5278443A (en) * 1990-02-28 1994-01-11 Hitachi, Ltd. Composite semiconductor device with Schottky and pn junctions
US5801936A (en) * 1990-12-20 1998-09-01 Hitachi, Ltd. Semiconductor module for a power conversion device
US6949401B2 (en) * 1997-06-03 2005-09-27 Daimler Chrysler Ag Semiconductor component and method for producing the same
US6501145B1 (en) * 1997-06-03 2002-12-31 Daimlerchrysler Ag Semiconductor component and method for producing the same
US20030020135A1 (en) * 1997-06-03 2003-01-30 Daimlerchrysler Ag Semiconductor component and method for producing the same
WO2001091187A1 (en) * 2000-05-22 2001-11-29 Abb Ab A semiconductor device
US20070194364A1 (en) * 2001-08-30 2007-08-23 Shindengen Electric Manufacturing Co., Ltd. Diode
US7855413B2 (en) * 2001-08-30 2010-12-21 Shindengen Electric Manufacturing Co., Ltd. Diode with low resistance and high breakdown voltage
US20100110752A1 (en) * 2002-12-19 2010-05-06 Sandisk 3D Llc Method of making a diode read/write memory cell in a programmed state
US20070164309A1 (en) * 2002-12-19 2007-07-19 Sandisk 3D Llc Method of making a diode read/write memory cell in a programmed state
US20070164388A1 (en) * 2002-12-19 2007-07-19 Sandisk 3D Llc Memory cell comprising a diode fabricated in a low resistivity, programmed state
US20080013364A1 (en) * 2002-12-19 2008-01-17 Sandisk 3D Llc Method of making non-volatile memory cell with embedded antifuse
US20080017912A1 (en) * 2002-12-19 2008-01-24 Sandisk 3D Llc Non-volatile memory cell with embedded antifuse
US8008700B2 (en) 2002-12-19 2011-08-30 Sandisk 3D Llc Non-volatile memory cell with embedded antifuse
US7915094B2 (en) 2002-12-19 2011-03-29 Sandisk 3D Llc Method of making a diode read/write memory cell in a programmed state
US7618850B2 (en) 2002-12-19 2009-11-17 Sandisk 3D Llc Method of making a diode read/write memory cell in a programmed state
US7660181B2 (en) 2002-12-19 2010-02-09 Sandisk 3D Llc Method of making non-volatile memory cell with embedded antifuse
US20080007989A1 (en) * 2005-09-28 2008-01-10 Sandisk 3D Llc Programming methods to increase window for reverse write 3D cell
US20070072360A1 (en) * 2005-09-28 2007-03-29 Tanmay Kumar Method for using a memory cell comprising switchable semiconductor memory element with trimmable resistance
US7800934B2 (en) * 2005-09-28 2010-09-21 Sandisk 3D Llc Programming methods to increase window for reverse write 3D cell
US7800933B2 (en) 2005-09-28 2010-09-21 Sandisk 3D Llc Method for using a memory cell comprising switchable semiconductor memory element with trimmable resistance
US7800932B2 (en) 2005-09-28 2010-09-21 Sandisk 3D Llc Memory cell comprising switchable semiconductor memory element with trimmable resistance
US7812335B2 (en) 2008-04-11 2010-10-12 Sandisk 3D Llc Sidewall structured switchable resistor cell
US20090256129A1 (en) * 2008-04-11 2009-10-15 Sandisk 3D Llc Sidewall structured switchable resistor cell
US20090257265A1 (en) * 2008-04-11 2009-10-15 Sandisk 3D Llc Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same
US7830698B2 (en) 2008-04-11 2010-11-09 Sandisk 3D Llc Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same
US8653534B2 (en) 2008-05-21 2014-02-18 Cree, Inc. Junction Barrier Schottky diodes with current surge capability
US20110215338A1 (en) * 2010-03-08 2011-09-08 Qingchun Zhang Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US9117739B2 (en) 2010-03-08 2015-08-25 Cree, Inc. Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US9595618B2 (en) 2010-03-08 2017-03-14 Cree, Inc. Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US8664665B2 (en) 2011-09-11 2014-03-04 Cree, Inc. Schottky diode employing recesses for elements of junction barrier array
US8680587B2 (en) 2011-09-11 2014-03-25 Cree, Inc. Schottky diode
US8618582B2 (en) 2011-09-11 2013-12-31 Cree, Inc. Edge termination structure employing recesses for edge termination elements
US9231122B2 (en) 2011-09-11 2016-01-05 Cree, Inc. Schottky diode
US9865750B2 (en) 2011-09-11 2018-01-09 Cree, Inc. Schottky diode
WO2014195131A1 (en) * 2013-06-06 2014-12-11 Robert Bosch Gmbh High-voltage trench junction barrier schottky diode with p layers beneath the schottky contact
US9806256B1 (en) 2016-10-21 2017-10-31 Sandisk Technologies Llc Resistive memory device having sidewall spacer electrode and method of making thereof

Similar Documents

Publication Publication Date Title
US3470390A (en) Integrated back-to-back diodes to prevent breakdown of mis gate dielectric
US4782372A (en) Lateral conductivity modulated MOSFET
JP4791704B2 (en) Reverse conducting type semiconductor device and manufacturing method thereof
US6051850A (en) Insulated gate bipolar junction transistors having built-in freewheeling diodes therein
US5468654A (en) Method of manufacturing an insulated gate bipolar transistor
US6979874B2 (en) Semiconductor device and method of manufacturing thereof
US5915179A (en) Semiconductor device and method of manufacturing the same
US5086324A (en) Insulated gate bipolar transistor
US5430315A (en) Bi-directional power trench MOS field effect transistor having low on-state resistance and low leakage current
US6190948B1 (en) Method of forming power semiconductor devices having overlapping floating field plates for improving breakdown voltage capability
US4963951A (en) Lateral insulated gate bipolar transistors with improved latch-up immunity
US6605830B1 (en) Power semiconductor device including an IGBT with a MOS transistor as a current suppressing device incorporated therein
EP0371785B1 (en) Lateral conductivity modulated MOSFET
US6713794B2 (en) Lateral semiconductor device
US5378920A (en) High breakdown voltage semiconductor device
JP2995723B2 (en) Vertical current semiconductor device and fabrication method thereof using a wafer bonding
CN1040814C (en) Surface voltage-withstand zone for semiconductor device
JP4403366B2 (en) Semiconductor device and manufacturing method thereof
DE19811297B4 (en) High breakdown voltage MOS semiconductor device
US5268586A (en) Vertical power MOS device with increased ruggedness and method of fabrication
US4831424A (en) Insulated gate semiconductor device with back-to-back diodes
EP0450082B1 (en) Insulated gate bipolar transistor
US8168999B2 (en) Semiconductor device having IGBT and diode
US5321295A (en) Insulated gate bipolar transistor and method of fabricating the same
US4823172A (en) Vertical MOSFET having Schottky diode for latch-up prevention

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12