US4847879A - Frequency sensing and control circuit - Google Patents

Frequency sensing and control circuit Download PDF

Info

Publication number
US4847879A
US4847879A US07/162,879 US16287988A US4847879A US 4847879 A US4847879 A US 4847879A US 16287988 A US16287988 A US 16287988A US 4847879 A US4847879 A US 4847879A
Authority
US
United States
Prior art keywords
converters
bit number
control circuit
frequency
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/162,879
Inventor
Kenzaburou Iijima
Yoshinori Hayashi
Makoto Suzuki
Atsushi Uchiyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yamaha Corp
Yamaha Motor Co Ltd
Original Assignee
Yamaha Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yamaha Corp filed Critical Yamaha Corp
Assigned to YAMAHA MOTOR CO., LTD., YAMAHA CORPORATION reassignment YAMAHA MOTOR CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: SUZUKI, MAKOTO, UCHIYAMA, ATSUSHI, HAYASHI, YOSHINORI, IIJIMA, KENZABUROU
Application granted granted Critical
Publication of US4847879A publication Critical patent/US4847879A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0992—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising a counter or a frequency divider

Definitions

  • the present invention relates to an improved digital phase locked loop, and more particularly relates to an improvement in function of a digital phase locked loop well suited for use in high speed circuits.
  • a digital phase locked loop in which analog signals sin ⁇ and cos ⁇ corresponding to the displacement of a mobile object are issued by an encoder and digitalized for detection of the phase of the mobile object. More specifically, an encoder issues analog signals sin ⁇ and cos ⁇ corresponding to the angular displacement of a mobile object and these analog signals sin ⁇ and cos ⁇ are then digitalized by respective A/D converters.
  • a function generating ROM is separately provided to issue signals sin ⁇ and cos ⁇ on the basis of its address data given by a counter of n-bits. These signals sin ⁇ and cos ⁇ are multiplied with the digitalized signals sin ⁇ and cos ⁇ by respective multipliers.
  • the products of multiplication are then compared with each other by a comparator for calculation of a value sin ( ⁇ - ⁇ ).
  • a comparator for calculation of a value sin ( ⁇ - ⁇ ).
  • a signal U/D at "0" level is issued.
  • a signal U/D at "1" level is issued when the value sin ( ⁇ - ⁇ ) is negative.
  • the signal U/D is then passed to the above-described counter which also receives a series of prescribed clock pulses. On receipt of the signal U/D at "0" level, the counter operates in an up-count mode. Whereas the counter operates in a down-count mode on receipt of the signal U/D at "1" level. Output signals from the counter are properly latched at rises of the signal U/D.
  • the digital phase locked loop operates so that the value sin ( ⁇ - ⁇ ) should always be equal to 0, i.e. ⁇ should always be equal to ⁇ .
  • the output signal from the counter corresponds to the angular displacement ⁇ of the mobile object. Even when the signal vacillates between "0" and “1" levels as the value sin ( ⁇ - ⁇ ) approaches 0, presence of a latch removes fluctuation in output.
  • Such a detection circuit is proposed in Japanese Patent Application 61-54288.
  • a digital phase locked loop includes a group of function generating ROMs of different bit numbers and a bit number control circuit which, on the basis of detection of the frequency of input signals to the loop, reduces working bit numbers of major elements in the loop as the frequency rises and, in accordance with such reduction in working bit number, selects a function generating ROM of a smaller bit number from the group.
  • the digital phase locked loop further includes a clock pulse control circuit which issues system clock pulses at a higher speed as the frequency rises.
  • FIG. 1 is a block diagram of one embodiment of the digital phase locked loop in accordance with the present invention
  • FIGS. 2A and 2B are block diagrams of a counter used for the loop shown in FIG. 1, and
  • FIG. 3 is a timing chart for the counter shown in FIGS. 2A and 2B.
  • This frequency discrimination circuit 16 detects the frequencies of the input signals on the basis of changes in the above-described highest bit signals and, in accordance with the detected frequencies, passes control signals Sa and Sb to the selector 15 and a clock controller 17 which issues system clock pulses to be passed to various elements in the circuit.
  • the clock controller 17 is controlled by the frequency discrimination circuit 16 to speed up its system clock pulses as its input signal frequencies rise.
  • Function generating ROMs M1 ⁇ Mn are connected to the multipliers 3 and 4, each issuing signals sin ⁇ and cos ⁇ on receipt of address data Adr from a counter 18 connected to the selector 15.
  • the output data bit and the address bus of the function generating ROMs M1 ⁇ Mn decrease in number.
  • the address buses of the function generating ROMs M1 ⁇ Mn are connected in common to each other in sequence from the higher side.
  • One of the function generating ROMs M1 ⁇ Mn is sorted out by the selector 15 connected thereto.
  • the selector 15 issues the EOC control signal at a higher speed in accordance with the control signal Sa as the input signal frequency rises, thereby reducing the conversion bit numbers of the A/D converters 11 and 12.
  • a function generating ROM of a smaller output bit number is sorted out by the selector 15.
  • the digital phase locked loop of the above-described construction operates as follows. As the frequencies of the analog signals sin ⁇ and cos ⁇ rise, the frequency discrimination circuit 16 detects the rises and, as a consequence, issues control signals Sa and Sb corresponding to the detected frequencies. As a result, the selector 15 operates to reduce conversion bit number of the A/D converters 11 and 12.
  • One of the function generating ROMs M1 ⁇ Mn corresponding to the conversion bit number of the A/D converters 11 and 12 is sorted out to reduce operation bit number at the multipliers 3 and 4 end to shorten the multiplication time.
  • the signal T1 from the selector 15 is put in a bit corresponding to the conversion bit number of the A/D converters 11 and 12 and counting of the clock pulses CLK is started from the position of the bit.
  • its count output changes quite swiftly.
  • the signal T1 is put in a kth bit from the lowest side, its operation speed is 2.sup.(k-1) times higher than the operation speed needed when the n lower bits are all used for the counting.
  • the count outputs of the counter 18 are passed, as the address data Adr, to the selected one of the function generating ROMs M1 ⁇ Mn.
  • a digital phase locked loop of a reduced bit number is formed by the multipliers 3, 4, the comparator 8, the counter 18 and the function generating ROMs M1 ⁇ Mn.
  • the operation speed of the loop is raised 2.sup.(k-1) times from that needed when the n lower bits are all use for counting.
  • the conversion bit number of the A/D converters 11, 12 and the bit number of the digital phase locked loop are reduced for high frequencies of input signals, thereby significantly raising the operation speed, i.e. signal processing speed, of the system.
  • Reduction in bit number poses no ill influence on precision in detection inasmuch as no high degree of dissolution is required in the case of a high speed mobile object.
  • the working bit numbers of the digital phase locked loop end of the A/D converters should be set to values to cause no runaway of the loop and to enable reliable A/D conversion.
  • FIGS. 2A and 2B One example of the counter 18 is shown in FIGS. 2A and 2B, in which a trigger control circuit TIC included in the selector 15 fixes a bit to pass a trigger to the counter 18.
  • a trigger control circuit TIC included in the selector 15 fixes a bit to pass a trigger to the counter 18.
  • the counter 18 includes (n+L) sets of bit cells BC connected in a cascade connection and each bit BC is made up of logic gates such as shown in FIG. 2A.
  • the bit cell BC is given in the form of a synchronous up-down counter which performs a two phase clock dynamic operation. More specifically, the bit cell BC operates as follows.
  • the output terminal Q remains unchanged even when the clock pulse changes. In other words, its counting operation is inhabited.
  • the output terminal remains unchanged even when the clock pulse changes. In other words, its counting operation is inhabited.
  • the bit cell BC is reset when a "1" signal is supplied to its terminal RK. On supply of a "1" signal to the terminal RK, the output terminal Q is held at "0" level at rise of the clock pulses CKB regardless of the states of other signals processed. Thus, the bit cells BC are concurrently reset in synchronism despite their cascade connection.
  • the couner is formed to include any selected number of bits. Operation of the bit cell BC is shown in FIG. 3. In the case of the construction shown in FIGS. 2A and 2B, the clock pulses CKA are not used.
  • signals TI1 ⁇ TIn set the first bit for the counting operation.
  • a signal TIk is supplied to the trigger input terminal TI of a bit cell BC acting as the first bit
  • the trigger control circuit TIC sets the signal TIk to "1" level, other signals to a high impedance condition and the signal U/D to "0" level.
  • an up-counter of (n+L-k) bits is formed.
  • the above-described signal TIk is formed by inversion of the signal U/D by an inverter shown in FIG. 2B.
  • the higher L bits of the counter 18 receive no triggers from the trigger control circuit TIC and stay out of the digital phase locked loop, these L bits can be synchronized with the lower n bits through common use of the up-down switch terminals U/D.
  • the construction of the counter can be simplified greatly.

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Transmission And Conversion Of Sensor Element Output (AREA)

Abstract

In construction of a digital phase locked loop for detection of the angular displacement of a mobile object depending on input signals from an encoder, is provided a bit number control circuit so that working bit numbers of A/D converters and a counter in the loop are automatically reduced as the frequency of the input signals rise and, in accordance with such reduction in working bit number, a function generating ROM of a smaller bit number is selected from a group of function generating ROMs of different bit numbers for supply of address data to multipliers connected to the A/D converters, thereby the signal processing speed of the loop is significantly raised to face up to current speed-up in the mobile object displacement.

Description

BACKGROUND OF THE INVENTION
The present invention relates to an improved digital phase locked loop, and more particularly relates to an improvement in function of a digital phase locked loop well suited for use in high speed circuits.
A wide variety of circuits have been developed to detect the displacement of a mobile object through demodulation of output signals from a detection encoder.
In one typical example of such detection circuits, is included a digital phase locked loop in which analog signals sin θ and cos θ corresponding to the displacement of a mobile object are issued by an encoder and digitalized for detection of the phase of the mobile object. More specifically, an encoder issues analog signals sin θ and cosθ corresponding to the angular displacement of a mobile object and these analog signals sin θ and cos θ are then digitalized by respective A/D converters. A function generating ROM is separately provided to issue signals sin θ and cos θ on the basis of its address data given by a counter of n-bits. These signals sin φ and cos φ are multiplied with the digitalized signals sin θ and cos θ by respective multipliers. The products of multiplication are then compared with each other by a comparator for calculation of a value sin (θ-φ). When the value sin (θ-φ) is positive, a signal U/D at "0" level is issued. Whereas a signal U/D at "1" level is issued when the value sin (θ-φ) is negative. The signal U/D is then passed to the above-described counter which also receives a series of prescribed clock pulses. On receipt of the signal U/D at "0" level, the counter operates in an up-count mode. Whereas the counter operates in a down-count mode on receipt of the signal U/D at "1" level. Output signals from the counter are properly latched at rises of the signal U/D.
In the case of such a detection circuit, the digital phase locked loop operates so that the value sin (θ-φ) should always be equal to 0, i.e. θ should always be equal to φ. In other words, the output signal from the counter corresponds to the angular displacement θ of the mobile object. Even when the signal vacillates between "0" and "1" levels as the value sin (θ-φ) approaches 0, presence of a latch removes fluctuation in output. Such a detection circuit is proposed in Japanese Patent Application 61-54288.
It is assumed that a counter of 8-bits and clock pulses of 2 MHz are used in the above-described detection circuit, the maximum frequency that the loop can process is equal to 2 MHz/256=7.8 KHz. In the case of high speed mobile objects, the frequencies of their input signals often exceeds 7.8 KHz and the loop is unable to process such input signals. So, high speed signal processing by digital phase locked loops has been strongly demanded in the market. In connection with this, limitation in the access speed of the function generating ROM and in the processing speed of the comparator forms a neck to use clock pulses of higher frequencies. Further, a time must be reserved for operations of the A/D converters. For these reasons, higher speed signal processing of digital phase locked loops cannot be expected despite the strong demand in the market.
SUMMARY OF THE INVENTION
It is the object of the present invention to significantly raise the signal processing speed of a digital phase locked loop.
In accordance with the basic aspect of the present invention, a digital phase locked loop includes a group of function generating ROMs of different bit numbers and a bit number control circuit which, on the basis of detection of the frequency of input signals to the loop, reduces working bit numbers of major elements in the loop as the frequency rises and, in accordance with such reduction in working bit number, selects a function generating ROM of a smaller bit number from the group.
In a preferred embodiment of the present invention, the digital phase locked loop further includes a clock pulse control circuit which issues system clock pulses at a higher speed as the frequency rises.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of one embodiment of the digital phase locked loop in accordance with the present invention,
FIGS. 2A and 2B are block diagrams of a counter used for the loop shown in FIG. 1, and
FIG. 3 is a timing chart for the counter shown in FIGS. 2A and 2B.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
In FIG. 1, A/ D converters 11 and 12 are connected to an encoder (not shown) for receipt of analog signals sinθ and cosθto be digitalized therein. The A/ D converters 11 and 12 are also connected to a selector 15 which issues an EOC (End of conversion) control signal in order to terminate the operations of the converters 11 and 12. The output signals of the converters 11 and 12 are passed to respective multipliers 3 and 4. Concurrently, the highest bit signals of the output signals from the converters 11 and 12 are passed to frequency discrimination circuit 16. This frequency discrimination circuit 16 detects the frequencies of the input signals on the basis of changes in the above-described highest bit signals and, in accordance with the detected frequencies, passes control signals Sa and Sb to the selector 15 and a clock controller 17 which issues system clock pulses to be passed to various elements in the circuit. The clock controller 17 is controlled by the frequency discrimination circuit 16 to speed up its system clock pulses as its input signal frequencies rise.
Function generating ROMs M1˜Mn are connected to the multipliers 3 and 4, each issuing signals sinθ and cosθ on receipt of address data Adr from a counter 18 connected to the selector 15. In the order of M1 to Mn, the output data bit and the address bus of the function generating ROMs M1˜Mn decrease in number. The address buses of the function generating ROMs M1˜Mn are connected in common to each other in sequence from the higher side. One of the function generating ROMs M1˜Mn is sorted out by the selector 15 connected thereto. In this operation, the selector 15 issues the EOC control signal at a higher speed in accordance with the control signal Sa as the input signal frequency rises, thereby reducing the conversion bit numbers of the A/ D converters 11 and 12. In correspondence with this operation, a function generating ROM of a smaller output bit number is sorted out by the selector 15.
The counter 18 counts a series of given clock pulses CLK and includes n lower bits and L higher bits. A signal T1 from the selector 15 is put in one of the n lower bits. Selection of the bit receptive of the signal T1 is performed by the selector 15. With rise in the input signal frequency, a higher bit is selected for receipt of the signal T1. A comparator 8 is interposed between the multipliers 3, 4 and the counter 18. Further, a latch 10 is connected to the output sides of the comparator 8 and the counter 18.
The digital phase locked loop of the above-described construction operates as follows. As the frequencies of the analog signals sinθ and cosθ rise, the frequency discrimination circuit 16 detects the rises and, as a consequence, issues control signals Sa and Sb corresponding to the detected frequencies. As a result, the selector 15 operates to reduce conversion bit number of the A/ D converters 11 and 12.
One of the function generating ROMs M1˜Mn corresponding to the conversion bit number of the A/ D converters 11 and 12 is sorted out to reduce operation bit number at the multipliers 3 and 4 end to shorten the multiplication time.
At the counter 18, the signal T1 from the selector 15 is put in a bit corresponding to the conversion bit number of the A/ D converters 11 and 12 and counting of the clock pulses CLK is started from the position of the bit. As a consequence, its count output changes quite swiftly. When the signal T1 is put in a kth bit from the lowest side, its operation speed is 2.sup.(k-1) times higher than the operation speed needed when the n lower bits are all used for the counting. The count outputs of the counter 18 are passed, as the address data Adr, to the selected one of the function generating ROMs M1˜Mn. In this way, a digital phase locked loop of a reduced bit number is formed by the multipliers 3, 4, the comparator 8, the counter 18 and the function generating ROMs M1˜Mn. As a consequence, the operation speed of the loop is raised 2.sup.(k-1) times from that needed when the n lower bits are all use for counting.
In this case, the frequencies of the system clock pulses to be issued by the clock controller can be raised too. This rise in frequency also promotes speed-up of the digital phase locked loop in accordance with the present invention. Upper limits, however, are set to the frequencies of the system clock pulses in correspondence to the reading speed at the function generating ROMs M1˜Mn.
As is clear from the foregoing description, the conversion bit number of the A/ D converters 11, 12 and the bit number of the digital phase locked loop are reduced for high frequencies of input signals, thereby significantly raising the operation speed, i.e. signal processing speed, of the system. Reduction in bit number poses no ill influence on precision in detection inasmuch as no high degree of dissolution is required in the case of a high speed mobile object.
The working bit numbers of the digital phase locked loop end of the A/D converters should be set to values to cause no runaway of the loop and to enable reliable A/D conversion.
One example of the counter 18 is shown in FIGS. 2A and 2B, in which a trigger control circuit TIC included in the selector 15 fixes a bit to pass a trigger to the counter 18.
As shown in FIG. 2B, the counter 18 includes (n+L) sets of bit cells BC connected in a cascade connection and each bit BC is made up of logic gates such as shown in FIG. 2A.
The bit cell BC is given in the form of a synchronous up-down counter which performs a two phase clock dynamic operation. More specifically, the bit cell BC operates as follows.
(1) When a "0" signal is supplied to its terminal U/D, the bit cell BC operates in the up-count mode. When its trigger input terminal T1 is held at "1" level in this mode, its output terminal Q is inverted at rise of clock pulses CKB. Its trigger output terminal T0 is held at "1" level, only when the output terminal Q and the trigger input terminal T1 are both held at "1" level. Otherwise, the trigger output terminal T0 is held at "0" level.
When the trigger input terminal T1 is held at "0" level in the up-count mode, the output terminal Q remains unchanged even when the clock pulse changes. In other words, its counting operation is inhabited.
(2) When a "1" signal is supplied to its terminal U/D, the bit cell BC operates in the down-mode. When its trigger input terminal T1 is held at "0" level in this mode, its output terminal Q is inverted at rise of the clock pulses CKB. Its trigger output terminal T0 is held at "0" level, only when the output terminal Q and the trigger input terminal T1 are both held at "0" level. Otherwise, the trigger output terminal T0 is held at "1" level.
When the trigger input terminal T1 is held at "1" level in the down-count mode, the output terminal remains unchanged even when the clock pulse changes. In other words, its counting operation is inhabited.
(3) The bit cell BC is reset when a "1" signal is supplied to its terminal RK. On supply of a "1" signal to the terminal RK, the output terminal Q is held at "0" level at rise of the clock pulses CKB regardless of the states of other signals processed. Thus, the bit cells BC are concurrently reset in synchronism despite their cascade connection.
By the cascade connection of the bit cells BC, the couner is formed to include any selected number of bits. Operation of the bit cell BC is shown in FIG. 3. In the case of the construction shown in FIGS. 2A and 2B, the clock pulses CKA are not used.
In the construction shown in FIG. 2B, signals TI1˜TIn set the first bit for the counting operation. Assuming that a signal TIk is supplied to the trigger input terminal TI of a bit cell BC acting as the first bit, the trigger control circuit TIC sets the signal TIk to "1" level, other signals to a high impedance condition and the signal U/D to "0" level. As a consequence, an up-counter of (n+L-k) bits is formed. The above-described signal TIk is formed by inversion of the signal U/D by an inverter shown in FIG. 2B.
When the trigger control circuit TIC sets the signal TIk to "0" level, other signals to a high impedance condition and the signal U/D to "1" level, a down-counter of (n+L-k) bits is formed.
In this case, the higher L bits of the counter 18 receive no triggers from the trigger control circuit TIC and stay out of the digital phase locked loop, these L bits can be synchronized with the lower n bits through common use of the up-down switch terminals U/D. Thus, the construction of the counter can be simplified greatly.

Claims (4)

I claim:
1. An improved frequency sensing and control circuit, comprising
a pair of analog to digital (A/D) converters connected to an encoder for receipt of input signals corresponding to a displacement of a mobile object, each being changeable in its working bit number,
a pair of multipliers, each being connected to each said A/D converter,
a comparator connected to said multipliers and issuing an up-down switch signal in accordance with the result of comparison of output signals from said multipliers,
a counter connected to said comparator for receipt of said up-down switch signal and to a supply source of system clock pulses, and being changeable in its working bit number,
a plurality of function generating read only memories (ROMs) of different bit numbers, each being connected to said multipliers, and
a bit number control circuit connected to said A/D converters, said function generating ROMs and said counter,
said bit number control circuit detecting the frequency of said input signals from said encoder and, on the basis of the result of detection, issuing an end of conversion control (EOC) signal which is passed to said A/D converters to reduce said working bit number of said A/D converters as said frequency rises,
said bit number control circuit selecting, on the basis of the result of said detection, one of said function generating ROMs in accordance with said working bit number of said A/D converters fixed by said EOC signal, and
said bit number control circuit further issuing, on the basis of the result of said detection, a T1 signal which is assigned to said counter and put in a higher bit as said frequency rises in order to fix the starting bit of its counting operation.
2. An improved digital phase locked loop as claimed in claim 1 in which
said bit number control circuit includes a frequency discrimination circuit connected to said A/D converters and a selector connected to said frequency discrimination circuit.
3. An improved digital phase locked circuit as claimed in claim 1 further comprising
a clock pulse control circuit connected to said A/D converters and generative of system clock pulses at a higher speed as said frequency rises.
4. An improved digital phase locked loop as claimed in claim 3 in which
said clock pulse control circuit includes a frequency discrimination circuit connected to said A/D converters and a clock pulse controller connected to said frequency discrimination circuit.
US07/162,879 1987-03-03 1988-03-02 Frequency sensing and control circuit Expired - Lifetime US4847879A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62-48332 1987-03-03
JP62048332A JPS63214618A (en) 1987-03-03 1987-03-03 Digital phase locked loop

Publications (1)

Publication Number Publication Date
US4847879A true US4847879A (en) 1989-07-11

Family

ID=12800457

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/162,879 Expired - Lifetime US4847879A (en) 1987-03-03 1988-03-02 Frequency sensing and control circuit

Country Status (6)

Country Link
US (1) US4847879A (en)
JP (1) JPS63214618A (en)
KR (1) KR920002947B1 (en)
CH (1) CH675937A5 (en)
DE (1) DE3805964A1 (en)
GB (1) GB2201852B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4951300A (en) * 1988-12-01 1990-08-21 Tamagawa Seiki Kabushiki Kaisha Precision position detection device
DE4119452A1 (en) * 1991-06-13 1992-12-17 Thomson Brandt Gmbh Phase locked loop circuit with count phase discriminator - uses output pulse ratio to control regulating voltage for voltage-controlled oscillator
US5313503A (en) * 1992-06-25 1994-05-17 International Business Machines Corporation Programmable high speed digital phase locked loop
US5646496A (en) * 1994-11-08 1997-07-08 Dana Corporation Apparatus and method for generating digital position signals for a rotatable shaft
US6608573B2 (en) * 2000-10-20 2003-08-19 Tamagawa Seiki Kabushiki Kaisha Automatic resolution changing method and circuit for use in digital conversion of two-phase sinusoidal wave signals
WO2004030218A1 (en) * 2002-09-30 2004-04-08 Koninklijke Philips Electronics N.V. Digital controller with two control paths
US6803863B1 (en) * 2000-01-07 2004-10-12 Tai-Her Yang Method and circuitry device for non-linear output displacement conversion with reference to signal speeds coming from displacement detector

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4003453A1 (en) * 1990-02-06 1991-08-08 Bosch Gmbh Robert CIRCUIT ARRANGEMENT FOR A ROTATING ANGLE POSITION DETECTION
GB2242583B (en) * 1990-03-27 1993-12-22 F T Tech Ltd Dual reference tracking resolver to digital converter
DE19819069A1 (en) * 1998-04-29 1999-11-04 Bosch Gmbh Robert Circuit arrangement for arithmetically linking an analog signal with a value in digital form, and method and circuit arrangement for determining an angle
CN109764897B (en) * 2019-01-08 2021-06-22 哈工大机器人集团股份有限公司 High-speed signal acquisition and subdivision method and system for sine and cosine encoder

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3989931A (en) * 1975-05-19 1976-11-02 Rockwell International Corporation Pulse count generator for wide range digital phase detector
US4247898A (en) * 1978-09-27 1981-01-27 Rca Corporation Apparatus for computing the change in bearing of an object
US4583856A (en) * 1983-06-27 1986-04-22 Gca Corporation Resolution system for interferometer
US4700367A (en) * 1984-12-17 1987-10-13 Oki Electric Industry Co., Ltd. Pulse width control circuit
US4763342A (en) * 1985-12-17 1988-08-09 CSELT--Centro Studi e Laboratori Telecomunicazioni S.p.A. Digital phase-locked loop circuits with storage of clock error signal

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3878535A (en) * 1972-06-08 1975-04-15 Sundstrand Data Control Phase locked loop method of synchro-to-digital conversion
US4134106A (en) * 1976-12-16 1979-01-09 The Bendix Corporation Absolute resolver angle to digital converter circuit
IT1160621B (en) * 1978-08-31 1987-03-11 Olivetti Controllo Numerico EQUIPMENT FOR NUMERICAL MEASUREMENT OF POSITIONS
NO149522C (en) * 1980-03-21 1984-05-09 Trallfa Nils Underhaug As DEVICE FOR POSITION MEASURES
JPS5733355A (en) * 1980-08-06 1982-02-23 Toshiba Corp Digital speed detector
DE3228665A1 (en) * 1982-07-31 1984-02-02 Robert Bosch Gmbh, 7000 Stuttgart CIRCUIT ARRANGEMENT FOR A CYCLICALLY ABSOLUTE POSITION MEASURING SYSTEM
US4617679A (en) * 1983-09-20 1986-10-14 Nec Electronics U.S.A., Inc. Digital phase lock loop circuit
US4933674A (en) * 1984-06-11 1990-06-12 Allen-Bradley Company, Inc. Method and apparatus for correcting resolver errors
JPS60263217A (en) * 1984-06-12 1985-12-26 Toshiba Mach Co Ltd Pulse train generating circuit
US4577163A (en) * 1984-07-09 1986-03-18 Honeywell Inc. Digital phase locked loop
AT383444B (en) * 1985-11-07 1987-07-10 Simmering Graz Pauker Ag CIRCUIT ARRANGEMENT FOR DIGITAL PROCESSING OF MULTI-PHASE IMPULSE SEQUENCES OF AN IMPULSE SENSOR
JPS62211505A (en) * 1986-03-12 1987-09-17 Nippon Gakki Seizo Kk Displacement detecting circuit for encoder

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3989931A (en) * 1975-05-19 1976-11-02 Rockwell International Corporation Pulse count generator for wide range digital phase detector
US4247898A (en) * 1978-09-27 1981-01-27 Rca Corporation Apparatus for computing the change in bearing of an object
US4583856A (en) * 1983-06-27 1986-04-22 Gca Corporation Resolution system for interferometer
US4700367A (en) * 1984-12-17 1987-10-13 Oki Electric Industry Co., Ltd. Pulse width control circuit
US4763342A (en) * 1985-12-17 1988-08-09 CSELT--Centro Studi e Laboratori Telecomunicazioni S.p.A. Digital phase-locked loop circuits with storage of clock error signal

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4951300A (en) * 1988-12-01 1990-08-21 Tamagawa Seiki Kabushiki Kaisha Precision position detection device
DE4119452A1 (en) * 1991-06-13 1992-12-17 Thomson Brandt Gmbh Phase locked loop circuit with count phase discriminator - uses output pulse ratio to control regulating voltage for voltage-controlled oscillator
US5313503A (en) * 1992-06-25 1994-05-17 International Business Machines Corporation Programmable high speed digital phase locked loop
US5646496A (en) * 1994-11-08 1997-07-08 Dana Corporation Apparatus and method for generating digital position signals for a rotatable shaft
US5760562A (en) * 1994-11-08 1998-06-02 Dana Corporation Apparatus and method for generating digital position signals for a rotatable shaft
US6803863B1 (en) * 2000-01-07 2004-10-12 Tai-Her Yang Method and circuitry device for non-linear output displacement conversion with reference to signal speeds coming from displacement detector
US6608573B2 (en) * 2000-10-20 2003-08-19 Tamagawa Seiki Kabushiki Kaisha Automatic resolution changing method and circuit for use in digital conversion of two-phase sinusoidal wave signals
WO2004030218A1 (en) * 2002-09-30 2004-04-08 Koninklijke Philips Electronics N.V. Digital controller with two control paths

Also Published As

Publication number Publication date
CH675937A5 (en) 1990-11-15
JPS63214618A (en) 1988-09-07
GB2201852B (en) 1991-03-13
DE3805964C2 (en) 1991-11-21
GB8803960D0 (en) 1988-03-23
KR920002947B1 (en) 1992-04-10
GB2201852A (en) 1988-09-07
JPH052247B2 (en) 1993-01-12
DE3805964A1 (en) 1988-09-15
KR880012016A (en) 1988-10-31

Similar Documents

Publication Publication Date Title
US4847879A (en) Frequency sensing and control circuit
US7109760B1 (en) Delay-locked loop (DLL) integrated circuits that support efficient phase locking of clock signals having non-unity duty cycles
JP2002314409A (en) Lock detection circuit
US3889186A (en) All digital phase detector and corrector
US3950705A (en) Noise rejection method and apparatus for digital data systems
WO1992012501A1 (en) Apparatus and method for improving the resolution with which a test signal is counted
US3961271A (en) Pulse width and amplitude screening circuit
WO2023123795A1 (en) Duty cycle correction circuit
US5309079A (en) Digital three-phase PWM signal
US4535461A (en) Digital clock bit synchronizer
US2848532A (en) Data processor
CN217216525U (en) Duty ratio correction circuit
GB2047019A (en) Inverter power conversion system having control scheme
US3213375A (en) Synchronized controlled period pulse generator for producing pulses in place of missing input pulses
US4783622A (en) Frequency abnormality detecting circuit
US5367241A (en) Rotation speed detecting apparatus for a motor having an encoder
EP0258893A2 (en) Start pattern detecting apparatus
US3560859A (en) Synchronous anticoincidence gate
JPH0634684A (en) Phase difference digital conversion circuit
US5189378A (en) Tone signal detecting circuit
GB2030745A (en) Digital frequency quadrupler
JPS6348456B2 (en)
KR100206152B1 (en) Control method for phase difference for compensating average phase difference
SU1066004A1 (en) Method and device for converting a.c. voltage to d.c. voltage
US2902686A (en) Signal apparatus

Legal Events

Date Code Title Description
AS Assignment

Owner name: YAMAHA CORPORATION,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IIJIMA, KENZABUROU;HAYASHI, YOSHINORI;SUZUKI, MAKOTO;AND OTHERS;SIGNING DATES FROM 19880127 TO 19880206;REEL/FRAME:004846/0332

Owner name: YAMAHA MOTOR CO., LTD.,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IIJIMA, KENZABUROU;HAYASHI, YOSHINORI;SUZUKI, MAKOTO;AND OTHERS;SIGNING DATES FROM 19880127 TO 19880206;REEL/FRAME:004846/0332

Owner name: YAMAHA CORPORATION, 10-1 NAKAZAWA-CHO, HAMAMATSU-S

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:IIJIMA, KENZABUROU;HAYASHI, YOSHINORI;SUZUKI, MAKOTO;AND OTHERS;REEL/FRAME:004846/0332;SIGNING DATES FROM 19880127 TO 19880206

Owner name: YAMAHA MOTOR CO., LTD., 2500 SHINGAI, IWATA-SHI, S

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:IIJIMA, KENZABUROU;HAYASHI, YOSHINORI;SUZUKI, MAKOTO;AND OTHERS;REEL/FRAME:004846/0332;SIGNING DATES FROM 19880127 TO 19880206

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12