US4731748A - Pocket computer with means for checking the detachable memory module before and after power interruption - Google Patents
Pocket computer with means for checking the detachable memory module before and after power interruption Download PDFInfo
- Publication number
- US4731748A US4731748A US06/800,142 US80014285A US4731748A US 4731748 A US4731748 A US 4731748A US 80014285 A US80014285 A US 80014285A US 4731748 A US4731748 A US 4731748A
- Authority
- US
- United States
- Prior art keywords
- memory module
- memory
- signal
- generating
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/02—Digital computers in general; Data processing equipment in general manually operated with input through keyboard and computation using a built-in program, e.g. pocket calculators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
- G06F11/0763—Error or fault detection not based on redundancy by bit configuration check, e.g. of formats or tags
Definitions
- the present invention relates to an electronic apparatus and, more particularly, to a detachable memory module for an electronic apparatus such as a pocket computer.
- An electronic apparatus such as a pocket computer comprises a memory slot in which a detachable memory module can be operatively coupled.
- a memory module stores a program and data.
- the computer may cause malfunction because of the replacement of a memory module.
- the computer must check, upon application of power, whether it has the same memory module as the memory module which was coupled before the power was interrupted. To really do such an identification of the module, it may be possible that the same identification name is registered in both the computer and the memory module. It is rather troublesome because the operator must input the name.
- an electronic apparatus such as a pocket computer is of the type in which a detachable memory module can be operatively coupled.
- the apparatus Upon interruption of power, the apparatus generates indefinite information such as random number, time information, or the serial number, so that the indefinite information is written in both a memory module and a memory of the body of the computer.
- the apparatus controls so that the indefinite information is read out of the memory of the body and a memory module presently coupled to the body to determine whether they agree to each other or not. Only when they agree to each other, the memory module presently coupled to the body of the apparatus becomes effective.
- FIG. 1 is a block diagram of a pocket computer according to the present invention
- FIG. 2 shows a flow chart of the operation of a CPU in the pocket computer upon interruption of power
- FIG. 3 is a flow chart of the operation of the CPU upon application of power.
- FIG. 1 shows a block diagram of an electronic apparatus of the present invention.
- the electronic apparatus is referred to as a pocket computer although not limited thereto.
- the body of the pocket computer comprises a Central Processing Unit (CPU) 1 to which there are connected a Read Only Memory (ROM) 2, a Random Access Memory (RAM) 3, an interface Large Scale Integrated Circuit (LSI) 4, a display memory 6, and a memory module 8 through a CPU bus 9.
- the memory module 8 is detachably and operatively coupled to a memory slot in the body of the pocket computer.
- the memory module may comprise an RAM, an ROM, or an ROM/RAM for storing a program and data.
- the ROM 2 stores a control program for the system of the computer, and a interpreter for BASIC.
- the RAM 3 stores a program written in BASIC, serves as a word area of the CPU 1, and a calculation register, and a random number register as a data area for storing indefinite information used for the present invention.
- the interface LSI 4 is provided for interfacing between the CPU 1 and an external input device such as a keyboard 5.
- the interface LSI 4 provides a signal 10 for key strobe signal, and receives a counter signal 11 from the keyboard 5.
- the display memory 6 serves as a display buffer, so that when display data is written in the display memory 6, the contents of the display data can be displayed in a display 7 such as a liquid crystal display (LCD).
- LCD liquid crystal display
- the pocket computer stores the location information of the program and data stored within the detachable memory module when the program execution with the memory module, and, when stopping the program execution, it stores the address in a built-in memory in the main body.
- FIG. 2 shows a flow chart of the operation of the CPU 1 upon interruption of power.
- the ROM 2 stores the program to execute the operation of FIG. 2.
- the power to the computer can be interrupted according to an instruction. While the power is being interrupted, the contents of the RAM 3 can be reserved.
- Step (1) When the CPU 1 starts to execute a power interruption routine, the computer generates a new random number which is stored into the calculation register alotted within the RAM 3.
- Step (2) It is detected whether an RAM as the memory module is inserted into the slot. When the RAM of the memory module is coupled, step (3) is selected. Otherwise, step (7) is selected.
- Step (3) The address of the RAM of the memory module to which the random number is written in is selected.
- the memory module may comprise a 4K or 8K byte memory. This step is executed to select an address for storing the random number depending upon the type of the memory module.
- Step (4) The value of the random number obtained at step (1) is stored into the address selected in step (3).
- Step (5) A code "0" is provided which represents that the memory module comprises a RAM. This code is stored into a particular register in the RAM 3 which is referred to as a "module no.”.
- Step (6) The power to the computer is interrupted.
- Step (7) When it is detected in step (2) that the memory slot does not contain any memory memory consisting of an RAM, it is secondary detected whether it contains an ROM as the memory module. If there is, step (8) is selected. Otherwise, step (10) is selected.
- Step (8) The ROM of the memory module is identified as a particular serial number referred to as an "Identification (ID) No.”.
- ID No. The contents of the ID No. are read out so that they are stored into a particular register referred to as an “ID register” in the RAM 3.
- ID register The contents of the ID register are used to check whether upon application of power, the memory slot has the same memory module as the memory module which was coupled just before interruption of power.
- Step (9) A code "1" is inputted into the module No. to indicate that the memory module consists of a ROM.
- Step (10) When no memory module is stored in the memory slot, a code "255" is inputted into the module no. to indicate this situation.
- the calculation register may possibly serve additionally as the module No., the ID No., and the random number storage area.
- FIG. 3 is a flow chart of the operation of the CPU 1 upon application of power.
- the ROM 2 stores a program for the operation of this flow chart. Upon application of power, the following steps are executed.
- Step (13) It is detected whether just before power interruption, the memory module consisting of an RAM has been inserted within the memory slot. If the module no. is "0", it is determined that the memory slot stores the RAM mememory module just before power interruption. Otherwise, step (19) is advanced.
- Step (14) It is detected whether the contents of the random number stored within the calculation register in the RAM 3 coincide with the contents of the random number in the particular address of the memory module. If they agree with each other, it can be assumed that the same memory module is installed just before power interruption and just after power application. Otherwise, step (19) is selected.
- Step (16) It is detected whether the memory slot has a memory module consisting of an ROM. If not, step (20) is selected.
- step (15) the program as stored in the memory module can be directly executed.
- step (19) in addition to the case of prohibiting the access to the memory module presently coupled, a message can be displayed indicating that the memory module has been changed.
- the present invention it can be automatically detected whether the memory module coupled just before power interruption is coupled to the memory slot just after power application.
- the random number as the indefinite information is exemplified.
- time information can be used in which case the current time information provided by a timekeeping circuit just upon power interruption is stored into the computer and the memory module.
- serial number can be used as the indefinite information in which case a particular counter is provided in the computer and the memory module. Upon power interruption, the counter is advanced by "+1".
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Power Sources (AREA)
- Memory System (AREA)
Abstract
Description
Claims (6)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59246717A JPS61123959A (en) | 1984-11-20 | 1984-11-20 | Electronics equipment having attachable/detachable memory module |
JP59-246717 | 1984-11-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
US4731748A true US4731748A (en) | 1988-03-15 |
Family
ID=17152596
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/800,142 Expired - Lifetime US4731748A (en) | 1984-11-20 | 1985-11-20 | Pocket computer with means for checking the detachable memory module before and after power interruption |
Country Status (3)
Country | Link |
---|---|
US (1) | US4731748A (en) |
JP (1) | JPS61123959A (en) |
DE (1) | DE3541026A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440693A (en) * | 1990-07-19 | 1995-08-08 | International Business Machines Corp. | Personal computer with drive identification |
US5734819A (en) * | 1994-10-12 | 1998-03-31 | International Business Machines Corporation | Method and apparatus for validating system operation |
US6134616A (en) * | 1996-10-28 | 2000-10-17 | International Business Machines Corporation | Method and apparatus for dynamic re-enumeration and reconfiguration of computer devices after system hibernation |
US20040236917A1 (en) * | 2003-05-23 | 2004-11-25 | Mitsubishi Denki Kabushiki Kaisha | Data illegal use preventing device |
US20040264027A1 (en) * | 2003-06-26 | 2004-12-30 | Mitsubishi Denki Kabushiki Kaisha | Movable information processing device, information processing method and storage medium |
US20050154894A1 (en) * | 2002-03-13 | 2005-07-14 | Fujitsu Siemens Computers Gmbh | Access protection |
WO2005111772A2 (en) | 2004-05-13 | 2005-11-24 | Matsushita Electric Industrial Co., Ltd. | An information processing apparatus, an integrated circuit, a data transfer controlling method, a data transfer controlling program, a program storage medium, a program transmission medium and a data storage medium |
DE10002203B4 (en) * | 2000-01-19 | 2009-12-10 | Robert Bosch Gmbh | Method for protecting a microcomputer system against manipulation of data stored in a memory arrangement of the microcomputer system |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5065857B2 (en) * | 2007-11-02 | 2012-11-07 | 京セラドキュメントソリューションズ株式会社 | Information processing equipment, electronic equipment |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2101370A (en) * | 1981-06-26 | 1983-01-12 | Philips Electronic Associated | Digital data apparatus with memory interrogation |
US4400783A (en) * | 1980-09-05 | 1983-08-23 | Westinghouse Electric Corp. | Event-logging system |
US4564922A (en) * | 1983-10-14 | 1986-01-14 | Pitney Bowes Inc. | Postage meter with power-failure resistant memory |
US4584663A (en) * | 1980-10-03 | 1986-04-22 | Olympus Optical Co., Ltd. | Apparatus for power-on data integrity check of inputted characters stored in volatile memory |
-
1984
- 1984-11-20 JP JP59246717A patent/JPS61123959A/en active Granted
-
1985
- 1985-11-19 DE DE19853541026 patent/DE3541026A1/en active Granted
- 1985-11-20 US US06/800,142 patent/US4731748A/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4400783A (en) * | 1980-09-05 | 1983-08-23 | Westinghouse Electric Corp. | Event-logging system |
US4584663A (en) * | 1980-10-03 | 1986-04-22 | Olympus Optical Co., Ltd. | Apparatus for power-on data integrity check of inputted characters stored in volatile memory |
GB2101370A (en) * | 1981-06-26 | 1983-01-12 | Philips Electronic Associated | Digital data apparatus with memory interrogation |
US4564922A (en) * | 1983-10-14 | 1986-01-14 | Pitney Bowes Inc. | Postage meter with power-failure resistant memory |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440693A (en) * | 1990-07-19 | 1995-08-08 | International Business Machines Corp. | Personal computer with drive identification |
US5734819A (en) * | 1994-10-12 | 1998-03-31 | International Business Machines Corporation | Method and apparatus for validating system operation |
US6134616A (en) * | 1996-10-28 | 2000-10-17 | International Business Machines Corporation | Method and apparatus for dynamic re-enumeration and reconfiguration of computer devices after system hibernation |
DE10002203B4 (en) * | 2000-01-19 | 2009-12-10 | Robert Bosch Gmbh | Method for protecting a microcomputer system against manipulation of data stored in a memory arrangement of the microcomputer system |
US20050154894A1 (en) * | 2002-03-13 | 2005-07-14 | Fujitsu Siemens Computers Gmbh | Access protection |
DE102004024150B4 (en) * | 2003-05-23 | 2005-10-20 | Mitsubishi Electric Corp | Device for preventing illegal use of data |
US20040236917A1 (en) * | 2003-05-23 | 2004-11-25 | Mitsubishi Denki Kabushiki Kaisha | Data illegal use preventing device |
US20040264027A1 (en) * | 2003-06-26 | 2004-12-30 | Mitsubishi Denki Kabushiki Kaisha | Movable information processing device, information processing method and storage medium |
DE102004029512B4 (en) * | 2003-06-26 | 2007-01-11 | Mitsubishi Denki K.K. | Mobile information processing device and information processing method |
WO2005111772A2 (en) | 2004-05-13 | 2005-11-24 | Matsushita Electric Industrial Co., Ltd. | An information processing apparatus, an integrated circuit, a data transfer controlling method, a data transfer controlling program, a program storage medium, a program transmission medium and a data storage medium |
WO2005111772A3 (en) * | 2004-05-13 | 2006-07-20 | Matsushita Electric Ind Co Ltd | An information processing apparatus, an integrated circuit, a data transfer controlling method, a data transfer controlling program, a program storage medium, a program transmission medium and a data storage medium |
US20080034131A1 (en) * | 2004-05-13 | 2008-02-07 | Takaaki Namba | Information Processing Apparatus, an Integrated Circuit, a Data Transfer Controlling Method, a Data Transfer Controlling Program, a Program Storage Medium, a Program Transmission Medium and a Data Storage Medium |
CN100501715C (en) * | 2004-05-13 | 2009-06-17 | 松下电器产业株式会社 | An information processing apparatus, an integrated circuit, a data transfer controlling method |
US7707327B2 (en) | 2004-05-13 | 2010-04-27 | Panasonic Corporation | Information processing apparatus, an integrated circuit, a data transfer controlling method, a data transfer controlling program, a program storage medium, a program transmission medium and a data storage medium |
Also Published As
Publication number | Publication date |
---|---|
JPS61123959A (en) | 1986-06-11 |
DE3541026C2 (en) | 1989-02-23 |
JPH0158535B2 (en) | 1989-12-12 |
DE3541026A1 (en) | 1986-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4701886A (en) | Semiconductor integrated circuit device | |
EP0569969A1 (en) | Microcomputer having instruction memory storing instructions for reading out internal conditions | |
US4701846A (en) | Computer system capable of interruption using special protection code for write interruption region of memory device | |
KR890007162A (en) | Data processing device | |
US5615381A (en) | Security for a data processing system having multiple distinct program instruction sections | |
US5119336A (en) | Memory write protection circuit | |
US4731748A (en) | Pocket computer with means for checking the detachable memory module before and after power interruption | |
EP0331407A2 (en) | IC card | |
US3986169A (en) | Device protection method and apparatus | |
EP0403168A1 (en) | System for checking comparison check function of information processing apparatus | |
EP0395377A2 (en) | Status register for microprocessor | |
EP0059758A1 (en) | Numerical control unit | |
JPH0244431A (en) | Protective instruction taking out device | |
JPH1145206A (en) | Electronic device, memory starting method, and record medium recording memory starting program | |
US5222232A (en) | Apparatus and method for monitoring prom access in a microcomputer | |
US5764659A (en) | Apparatus for preventing writing to a releasable storage device | |
EP0556138B1 (en) | A bus for connecting extension cards to a data processing system and test method | |
JP3130077B2 (en) | Information processing device | |
EP0292237A2 (en) | IC card and IC card information processing system using the IC card | |
JP2878293B2 (en) | Printer extended font supply device | |
JPH0250226A (en) | Microcomputer | |
JPS6188359A (en) | One-chip microcomputer | |
JPS60171540A (en) | Integrated circuit | |
KR940006823B1 (en) | Circuit for protecting memory write | |
JPS60193046A (en) | Detecting system for instruction exception |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SHARP KABUSHIKI KAISHA, 22-22, NAGAIKE-CHO, ABENO- Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:HANEDA, ISAMU;REEL/FRAME:004485/0385 Effective date: 19851108 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |