US4718044A - Electronic apparatus having plural detachable memories - Google Patents

Electronic apparatus having plural detachable memories Download PDF

Info

Publication number
US4718044A
US4718044A US06/572,371 US57237184A US4718044A US 4718044 A US4718044 A US 4718044A US 57237184 A US57237184 A US 57237184A US 4718044 A US4718044 A US 4718044A
Authority
US
United States
Prior art keywords
read
memory
write
detachable
memory means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/572,371
Other languages
English (en)
Inventor
Shigeru Matsuyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Assigned to CANON KABUSHIKI KAISHA reassignment CANON KABUSHIKI KAISHA ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: MATSUYAMA, SHIGERU
Application granted granted Critical
Publication of US4718044A publication Critical patent/US4718044A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0684—Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Definitions

  • the present invention relates to an electronic apparatus, such as a personal computer, with detachable external memories.
  • the former of such external memories is exemplified by a ROM chip or a RAM chip to be connected for example to an IC socket while the latter is exemplified by a RAM card with a backup battery.
  • An object of the present invention is to improve the mode of utilization of such external memories in such electronic apparatus.
  • Another object of the present invention is to provide a data processing apparatus provided with devices with allotted addresses, comprising addressing means for generating addresses, plural memory means with allotted addresses, and changing means for changing the addresses allotted to each of the plural memory means.
  • Still another object of the present invention is to provide an electronic apparatus comprising means for connecting plural detachable external memory means, and changing means for changing the addresses allotted to each of the plural external memory means connected to the connecting means.
  • Still another object of the present invention is to provide an electronic apparatus comprising addressing means for generating addresses, control means for controlling objects to be designated by the addresses generated by the addressing means; and means for changing the objects to be designated by the addressing means.
  • FIG. 1 is a block diagram showing an example of the electronic apparatus embodying the present invention.
  • FIG. 2 (1) to (4) are address maps when external memories are connected to the electronic apparatus of the present invention.
  • FIG. 1 shows an embodiment of the structure of the electronic apparatus of the present invention, wherein shown are a keyboard KBD comprising alphanumeric keys ⁇ N and a switch SW for selecting whether an external memory MEM1 to be connected to a memory connector CON1 is a read-only memory (ROM) or a random access memory (RAM); a control unit CPU composed, for example, of a clock pulse generator, a sequence control circuit consisting of gates and other logic circuits, a register for various controls and processings, an address generator AG for generating addresses for the objects of control, a decoder DC for address change by the switch SW etc.; and a display unit DISP for displaying data supplied through a bus line BDISP.
  • a keyboard KBD comprising alphanumeric keys ⁇ N and a switch SW for selecting whether an external memory MEM1 to be connected to a memory connector CON1 is a read-only memory (ROM) or a random access memory (RAM); a control unit CPU composed, for example, of a clock pulse generator, a sequence
  • An internal read-only memory IROM provided inside the electronic apparatus itself, with a memory capacity, for example, of 8 Kbytes, is connected to the control unit CPU through a bus line BROM and is used for storing micro-instructions for the control of various units by the control unit CPU, in the form of a program.
  • An internal random access memory IRAM provided inside the electronic apparatus itself, with a memory capacity, for example, of 8 Kbytes, stores data supplied by the control unit CPU through a bus line BRAM at addresses designated by address signals supplied by the control unit CPU through the bus line BRAM, and supplies data at designated addresses to the control unit CPU through the bus line BRAM.
  • a detachable external memory MEM1 connected to the control unit CPU through a connector CON1 is composed of a ROM chip or a RAM chip for example of 8 Kbytes.
  • Another detachable external memory MEM2 connected to the control unit CPU through a connector CON2 is composed for example of a RAM card of 8 Kbytes with a backup battery.
  • FIG. 2 for explaining address assignment to the internal and external memories in the electronic apparatus of the present invention.
  • (1) to (4) indicate address maps for the internal memories IRON, IRAM and external memories MEM1, MEM2 shown in FIG. 1, wherein addresses 6000H to 7FFFH and 0H to 1FFFH are respectively assigned to the internal memories IROM and IRAM.
  • the control unit CPU detects the absence of the external memory MEM1 for example through the positioning of the switch SW at "ROM". Then, when the address generator AG generates addresses 2000H-3FFFH, the control unit CPU supplies the uppermost digit of the address to the decoder DC to generate, in combination with a signal S1 from the switch SW, an access signal to the external memory MEM2, thus supplying the remainder of the addresses 2000H-3FFFH to the external memory MEM2 through the connector CON2. In this manner the addresses 2000H-3FFFH are assigned to the external memory MEM2.
  • the control unit CPU detects the positioning of the switch SW at "RAM”, and in response to the decoder discriminates the uppermost digits of the addresses 2000H-3FFFH and 4000H-5FFFH supplied from the address generator AG and supplies the remaining digits of the addresses 2000H-3FFFH to the RAM chip constituting the external memory MEM1 and those of the addresses 4000H-5FFFH to the RAM card constituting the external memory MEM2.
  • addresses 2000H-3FFFH and 4000H-5FFFH are, respectively, assigned to the external memories MEM1 and MEM2.
  • the control unit CPU detects the positioning of the switch SW and assigns, through the decoder DC, addresses 4000H-5FFFH and 2000H-3FFFH, respectively, to the external memories MEM1 and MEM2.
  • the present invention enables variable memory assignment to the external memories MEM1 and MEM2 according to whether the connector CON1 is connected to a ROM or RAM chip and according to the presence or absence of connection of external memories. It is therefore rendered possible to achieve continuous address assignment to the RAM area and, in case a RAM chip is connected to the connector CON1 with less frequent attachment/detachment, to assign, to the RAM chip, addresses continuous with those assigned to the internal memory IRAM, preferentially to the RAM card connected to the connector CON2, thus facilitating the concept of address space in programming.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
US06/572,371 1983-01-27 1984-01-20 Electronic apparatus having plural detachable memories Expired - Lifetime US4718044A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP58-10589 1983-01-27
JP58010589A JPS59136861A (ja) 1983-01-27 1983-01-27 電子機器

Publications (1)

Publication Number Publication Date
US4718044A true US4718044A (en) 1988-01-05

Family

ID=11754425

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/572,371 Expired - Lifetime US4718044A (en) 1983-01-27 1984-01-20 Electronic apparatus having plural detachable memories

Country Status (2)

Country Link
US (1) US4718044A (enrdf_load_stackoverflow)
JP (1) JPS59136861A (enrdf_load_stackoverflow)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4979147A (en) * 1986-09-29 1990-12-18 Kabushiki Kaisha Toshiba Electronic device with key switch
US5243700A (en) * 1988-12-30 1993-09-07 Larsen Robert E Port expander architecture for mapping a first set of addresses to external memory and mapping a second set of addresses to an I/O port
US5265048A (en) * 1990-03-05 1993-11-23 Mitysubishi Denki Kabushiki Kaisha Semiconductor storage device and method of accessing the same
US5305445A (en) * 1988-10-31 1994-04-19 Kabushiki Kaisha Toshiba System and method employing extended memory capacity detection
US5349448A (en) * 1991-06-04 1994-09-20 Canon Kabushiki Kaisha Image communication apparatus
US5522049A (en) * 1985-09-24 1996-05-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor disk device with attachable integrated circuit cards
US5742505A (en) * 1990-01-18 1998-04-21 Canon Kabushiki Kaisha Electronic translator with insertable language memory cards
US5878275A (en) * 1990-04-12 1999-03-02 Canon Kabushiki Kaisha Information processing apparatus which discriminates whether or not input information is stored in memory and controlling the switching from a first control program to a second control program
US6609169B1 (en) 1999-06-14 2003-08-19 Jay Powell Solid-state audio-video playback system
US20050038663A1 (en) * 2002-01-31 2005-02-17 Brotz Gregory R. Holographic speech translation system and method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02264343A (ja) * 1989-04-05 1990-10-29 Jiyasuto Syst:Kk メモリカード

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4153933A (en) * 1975-12-01 1979-05-08 Intel Corporation Single chip MOS computer with expandable memory
US4368515A (en) * 1981-05-07 1983-01-11 Atari, Inc. Bank switchable memory system
US4443864A (en) * 1979-10-09 1984-04-17 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4473877A (en) * 1981-04-16 1984-09-25 Tulk Ronald K Parasitic memory expansion for computers

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49131039A (enrdf_load_stackoverflow) * 1973-04-16 1974-12-16
JPS573158A (en) * 1980-06-09 1982-01-08 Hitachi Ltd Discrimination system for package unit storage device
JPS5759260A (en) * 1980-09-26 1982-04-09 Fujitsu Ltd Microcomputer

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4153933A (en) * 1975-12-01 1979-05-08 Intel Corporation Single chip MOS computer with expandable memory
US4443864A (en) * 1979-10-09 1984-04-17 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4473877A (en) * 1981-04-16 1984-09-25 Tulk Ronald K Parasitic memory expansion for computers
US4368515A (en) * 1981-05-07 1983-01-11 Atari, Inc. Bank switchable memory system

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5522049A (en) * 1985-09-24 1996-05-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor disk device with attachable integrated circuit cards
US4979147A (en) * 1986-09-29 1990-12-18 Kabushiki Kaisha Toshiba Electronic device with key switch
US5305445A (en) * 1988-10-31 1994-04-19 Kabushiki Kaisha Toshiba System and method employing extended memory capacity detection
US5243700A (en) * 1988-12-30 1993-09-07 Larsen Robert E Port expander architecture for mapping a first set of addresses to external memory and mapping a second set of addresses to an I/O port
US5742505A (en) * 1990-01-18 1998-04-21 Canon Kabushiki Kaisha Electronic translator with insertable language memory cards
US5265048A (en) * 1990-03-05 1993-11-23 Mitysubishi Denki Kabushiki Kaisha Semiconductor storage device and method of accessing the same
US5878275A (en) * 1990-04-12 1999-03-02 Canon Kabushiki Kaisha Information processing apparatus which discriminates whether or not input information is stored in memory and controlling the switching from a first control program to a second control program
US6154795A (en) * 1990-04-12 2000-11-28 Canon Kabushiki Kaisha System for switching from control program stored in an output apparatus to control program stored in detachable memory based on discriminated feeding status of recording medium
US6397271B1 (en) * 1990-04-12 2002-05-28 Canon Kabushiki Kaisha System for switching from a first control program to a second control program based on discriminated transport status of recording medium
US5349448A (en) * 1991-06-04 1994-09-20 Canon Kabushiki Kaisha Image communication apparatus
US6609169B1 (en) 1999-06-14 2003-08-19 Jay Powell Solid-state audio-video playback system
US20050038663A1 (en) * 2002-01-31 2005-02-17 Brotz Gregory R. Holographic speech translation system and method
US7286993B2 (en) 2002-01-31 2007-10-23 Product Discovery, Inc. Holographic speech translation system and method

Also Published As

Publication number Publication date
JPH0228178B2 (enrdf_load_stackoverflow) 1990-06-21
JPS59136861A (ja) 1984-08-06

Similar Documents

Publication Publication Date Title
US4511959A (en) Decentralized arbitration device for several processing units of a multiprocessor system
US4964038A (en) Data processing system having automatic address allocation arrangements for addressing interface cards
US4740916A (en) Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4718044A (en) Electronic apparatus having plural detachable memories
EP0285986A2 (en) Data processing system with means for contiguously addressing memory
EP0491480B1 (en) Computer addressing apparatus
GB1565790A (en) Data processing apparatus
KR20010043116A (ko) 인터럽트 제어기
US4870572A (en) Multi-processor system
EP0362050B1 (en) Memory card
JPS62245461A (ja) ボ−ドスロツト番号の割当方法
TW429345B (en) Processor architecture scheme having multiple sources for supplying bank address values and method therefor
US5452424A (en) Work station and method for serially providing configuration data to functional units contained therein
US4958323A (en) Semiconductor file memory
US4839826A (en) Affine conversion apparatus using a raster generator to reduce cycle time
EP0265575B1 (en) Data processing system having automatic address allocation arrangements for addressing interface cards
EP0735492A1 (en) Method and apparatus for distributing bus loading in a data processing system
JPH0283896A (ja) 読出し専用メモリ
US4430724A (en) Memory interface system having combined command, address and data buss
US4528648A (en) Memory management system
US5046051A (en) Serial memory with address counter which can be preset using a multi-purpose input, and picture memory apparatus using same
US5671434A (en) Microprocessor controlled apparatus
JPH0628243A (ja) 半導体集積回路
JPH0731523B2 (ja) プログラマブルコントロ−ラ装置
EP0242003A2 (en) Processor internal bus control

Legal Events

Date Code Title Description
AS Assignment

Owner name: CANON KABUSHIKI KAISHA, 30-2, 3-CHOME, SHIMOMARUKO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MATSUYAMA, SHIGERU;REEL/FRAME:004222/0155

Effective date: 19840113

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12