US20230197504A1 - Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom - Google Patents
Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom Download PDFInfo
- Publication number
- US20230197504A1 US20230197504A1 US18/112,707 US202318112707A US2023197504A1 US 20230197504 A1 US20230197504 A1 US 20230197504A1 US 202318112707 A US202318112707 A US 202318112707A US 2023197504 A1 US2023197504 A1 US 2023197504A1
- Authority
- US
- United States
- Prior art keywords
- trenches
- semiconductor substrate
- active regions
- substrate structure
- filled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims description 95
- 238000000034 method Methods 0.000 title abstract description 53
- 238000002955 isolation Methods 0.000 title abstract description 19
- 239000000758 substrate Substances 0.000 claims abstract description 118
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 43
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 43
- 239000010703 silicon Substances 0.000 claims abstract description 43
- 239000003989 dielectric material Substances 0.000 claims abstract description 30
- 230000003647 oxidation Effects 0.000 abstract description 24
- 238000007254 oxidation reaction Methods 0.000 abstract description 24
- 238000005530 etching Methods 0.000 abstract description 18
- 238000005520 cutting process Methods 0.000 description 44
- 239000010410 layer Substances 0.000 description 33
- 229910052581 Si3N4 Inorganic materials 0.000 description 16
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 16
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 15
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 9
- 229910052760 oxygen Inorganic materials 0.000 description 9
- 239000001301 oxygen Substances 0.000 description 9
- 229920002120 photoresistant polymer Polymers 0.000 description 9
- 241000894007 species Species 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 6
- 235000012239 silicon dioxide Nutrition 0.000 description 6
- 239000000126 substance Substances 0.000 description 5
- 238000000059 patterning Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 238000000151 deposition Methods 0.000 description 2
- 239000011229 interlayer Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
- H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
Definitions
- the present invention relates to the field of semiconductor processing, and more particularly to a method of forming a shallow trench isolation (STI) structure capable of reducing the consumption or encroachment of the source/drain or active regions.
- STI shallow trench isolation
- FIG. 1 A shows a schematic top view of a prior art semiconductor substrate structure
- FIG. 1 B shows a schematic cross sectional view of the prior art semiconductor substrate structure along the I-I′ cutting line.
- the prior art semiconductor substrate includes a silicon substrate 10 with a plurality of active regions 12 isolated from each other by a shallow trench isolation structure formed of trenches 14 .
- the active regions 12 are in an elliptical shape with round corners designated as A arising from silicon encroachment during a thermal oxidation process to form a liner oxide layer along sidewalls and bottoms of the trenches 14 prior to depositing an interlay oxide dielectric 16 to fill the trenches 14 and cover the silicon substrate 10 .
- the formation of the liner oxide layer consumes silicon material of the silicon substrate 10 adjoining the trenches 14 such that the active regions 12 become the elliptical shape with round corners, and causing reduction of the areas at two ends of the active regions 12 .
- the active regions 12 may be transistor regions of the semiconductor substrate structure with source/drain formed at the two ends of the active regions 12 .
- a contact 18 with filled conductive material passes through the interlay oxide dielectric 16 and landing on the source/drain.
- the traditional shallow trench isolation process would decrease the contact landing area 18 a if the contact 18 still lands on the two ends of the active regions 12 due to the round corners A arising from silicon encroachment or consumption during the formation of the oxide liner layer of the trenches 14 .
- the smaller contact landing area 18 a could induce high contact resistance, and it limits the capability of further shrinking of the semiconductor devices.
- FIG. 2 A is a schematic top view of the semiconductor substrate structure
- FIG. 2 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 2 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- FIG. 3 A is a schematic top view of the semiconductor substrate structure
- FIG. 3 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 3 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- FIG. 4 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 4 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, performing a trench etching process to form a shallow trench isolation structure with a plurality of trenches 208 in an interdigitated structure in the semiconductor substrate structure and removing the photoresist layer or hard mask 206 , as shown in FIG. 5 A , FIG. 5 B and FIG. 5 C .
- FIG. 5 A is a schematic top view of the semiconductor substrate structure
- FIG. 5 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- the shallow trench isolation structure defines active regions 200 a and 200 b adjoining each of the trenches 208 in the silicon substrate 200 .
- the active regions 200 a and 200 b may be field effect transistors each of which with a source/drain at two ends of the active regions 200 a , 200 b , respectively. Thereafter, performing a thermal oxidation process to form a liner oxide layer 210 along sidewall walls and bottoms of the trenches 208 .
- FIG. 6 A is a schematic top view of the semiconductor substrate structure
- FIG. 6 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 6 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the trenches 208 are filled with an oxide dielectric 212 , and a chemical mechanic polish process follows to remove the excess oxide dielectric 212 , as shown in FIG. 7 A , FIG. 7 B and FIG. 7 C .
- FIG. 7 A is a schematic top view of the semiconductor substrate structure
- FIG. 7 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 7 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- FIG. 8 A is a schematic top view of the semiconductor substrate structure
- FIG. 8 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 8 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the active regions 200 a and 200 b is smaller and rounded at their two ends due to silicon encroachment.
- FIG. 9 A is a schematic top view of the semiconductor substrate structure
- FIG. 9 B is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the present invention aims to alleviate the area reduction of the active regions due to silicon encroachment or consumption of the active regions at the fabrication of a shallow trench isolation structure with proposing two individual STI trench etching processes.
- a first STI etching process is performed to form first trenches with one or more sizes in a line shape along a first dimension in a silicon substrate.
- a first dielectric is filled in the first trenches following a first thermal oxidation process forming a first liner oxide along sidewalls and bottoms of the first trenches.
- a second STI trench etching process is performed to form second trenches with one or more sizes along a second dimension to define island-shaped active regions of the silicon substrate, which have one or more sizes and are separated from each other by the first and second trenches.
- a second dielectric is filled in the second trenches following a second thermal oxidation process forming a second liner oxide along sidewalls and bottoms of the second trenches.
- a silicon encroachment or consumption of active regions adjoining the first and second trenches caused by the first and second thermal oxidation processes is reduced by doing the two individual STI trench etching processes at different stages of the fabrication of the shallow trench isolation structure. Therefore, the island-shaped active regions with two ends not rounded as much as that formed by the traditional STI formation process are provided. The two ends of the island-shaped active regions would give more area for subsequent contact landing. Contacts can be landed on the ends of the island-shaped active regions with adequate landing area and can reduce the contact resistivity.
- the etching depth of the two individual STI etching processes can be adjusted separately, which gives more flexibility on etching selectivity, critical dimension (CD) and pattern density consideration.
- a method for forming a shallow trench isolation structure with reduced encroachment of active regions of a silicon substrate includes providing a silicon substrate; forming a pad oxide layer on an upper surface of the silicon substrate; forming a silicon nitride layer on the pad oxide layer; forming a first pattern on the silicon nitride layer, wherein the first pattern is composed of lines aligned in rows along a first dimension, or the first pattern is composed of a first sub-pattern and a second sub-pattern, wherein the first sub-pattern is composed of lines aligned in rows along a first dimension and the second sub-pattern contains openings with one or more sizes aligned in rows along the first dimension; using the first pattern as a mask and performing a first trench etching process to form a plurality of first trenches along the first dimension, wherein the first trenches have one or more sizes; removing the first pattern; performing a first thermal oxidation process to form a first liner oxide on side
- the present shallow trench isolation structure is constituted by the first trenches and the second trenches in an interdigitated form with a size of the first trench different from that of the second trench.
- the active regions separated from each other by the first trenches and the second trenches in an interdigitated form are used for forming memory IC transistors or logic IC transistors.
- the present invention provides a semiconductor structure comprising a silicon substrate; a plurality of first trenches with one or more sizes filled with a first dielectric material formed in the silicon substrate along a first dimension; a plurality of second trenches with one or more sizes filled with a second dielectric material formed in the silicon substrate along a second dimension; and a plurality of active regions with one or more sizes formed in the silicon substrate, wherein each of the active regions is rectangular-shaped with round corners and separated from each other by the first trenches filled with the first dielectric material and the second trenches filled with the second dielectric material.
- FIG. 1 A is a schematic top view of a prior art semiconductor substrate structure
- FIG. 1 B is a schematic cross sectional view of the prior art semiconductor substrate along the I-I′ cutting line;
- FIG. 2 A through FIG. 9 A are respective schematic top views of the prior art semiconductor substrate structure at various stages of a traditional method for forming the semiconductor substrate structure;
- FIG. 2 B through FIG. 8 B are respective schematic cross-sectional views of the prior art semiconductor substrate along the C-C cutting line of FIG. 2 A through FIG. 8 A , respectively;
- FIG. 2 C through FIG. 8 C , and FIG. 9 B are respective schematic cross-sectional views of the prior art semiconductor substrate along the D-D cutting line of FIG. 2 A through FIG. 9 A , respectively;
- FIG. 10 A through FIG. 20 A are respective schematic top views of a semiconductor substrate structure at various stages of a method for forming a semiconductor substrate structure according to a first embodiment of the present invention
- FIG. 10 B through FIG. 19 B are respective schematic cross-sectional views of the semiconductor substrate structure along the C-C cutting line of FIG. 10 A through FIG. 19 A , respectively;
- FIG. 10 C through FIG. 19 C are respective schematic cross-sectional views of the semiconductor substrate structure along the D-D cutting line of FIG. 10 A through FIG. 19 A , respectively;
- FIG. 20 B is a schematic cross-sectional view of the semiconductor substrate structure along the D-D cutting line of FIG. 20 A ;
- FIG. 21 A through FIG. 21 C are respective schematic top views of a semiconductor substrate structure at various stages of a method for forming a semiconductor substrate structure in accordance with a second embodiment of the present invention.
- FIG. 10 through FIG. 20 depict a presently preferred processing sequence for producing a shallow trench isolation structure capable of reducing encroachment or consumption of active regions of a semiconductor substrate structure during the present semiconductor processing in accordance with the first embodiment of the present invention.
- a semiconductor substrate structure including a silicon substrate 300 is provided, a silicon oxide layer 302 , a silicon nitride layer 304 and a photoresist layer or hard mask 306 are sequentially stacked over the silicon substrate 300 , for example by well-known methods, as shown in FIG. 10 A , FIG. 10 B and FIG. 10 C .
- FIG. 10 A is a schematic top view of the semiconductor substrate structure, FIG.
- FIG. 10 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 10 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the silicon oxide layer 302 may be served as a pad oxide layer capable of preventing active regions subsequently formed from chemical contamination during following steps for forming the present semiconductor substrate structure with active regions isolated to each other by the present shallow trench isolation structure.
- the silicon nitride layer 304 may be served as a hard mask to protect the active regions during a deposition of an interlayer dielectric material to fill trenches adjoining the active regions in subsequent processing steps.
- the silicon nitride layer 304 also may be used as a polish stop when performing a chemical mechanical polish process to remove the excess interlayer dielectric material from the semiconductor substrate structure. Then, performing a first STI patterning process to form line-shape patterns on the silicon nitride layer 304 .
- a first pattern composed of a plurality of patterned lines of photoresist 306 in a first dimension is formed on the silicon nitride layer 304 , as shown in FIG. 11 A , FIG. 11 B and FIG. 11 C .
- FIG. 11 A is a schematic top view of the semiconductor substrate structure
- FIG. 11 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 11 A is a schematic top view of the semiconductor substrate structure
- FIG. 11 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 11 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, performing a first trench etching process to form a plurality of first trenches 307 in the silicon substrate 300 in the first dimension, and after that, the first pattern is removed, as shown in FIG. 12 A , FIG. 12 B and FIG. 12 C .
- FIG. 12 A is a schematic top view of the semiconductor substrate structure
- FIG. 12 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 12 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the etching depth and critical dimension (CD) of the first trenches 307 may be adjustable as desired.
- FIG. 13 A is a schematic top view of the semiconductor substrate structure
- FIG. 13 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 13 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- FIG. 14 A is a schematic top view of the semiconductor substrate structure
- FIG. 14 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 14 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the first trenches 307 are filled with a first dielectric material 310 .
- the first trenches 307 may be filled with oxide dielectric, for example silicon dioxide.
- the silicon dioxide may be deposited in the first trenches 307 by CVD method.
- performing a first chemical mechanic polish (CMP) process to remove the excess first dielectric material 310 with the silicon nitride layer 304 as a polish stop.
- CMP chemical mechanic polish
- FIG. 15 A is a schematic top view of the semiconductor substrate structure
- FIG. 15 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 15 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, patterning the second photoresist layer or a second hard mask 312 to form a second pattern as an active-region-defined pattern for cutting active regions of the silicon substrate 300 in a subsequent step, as shown in FIG. 16 A , FIG. 16 B and FIG. 16 C .
- FIG. 16 A is a schematic top view of the semiconductor substrate structure
- FIG. 16 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 16 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- a second trench etching process is performed to form a plurality of second trenches 314 in a second dimension so as to define a plurality of active regions 300 a , 300 b of the silicon substrate 300 , as shown in FIG. 17 A , FIG. 17 B and FIG. 17 C , in which FIG. 17 A is a schematic top view of the semiconductor substrate structure, FIG. 17 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, and FIG. 17 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line, the active regions 300 a , 300 b are divided from each other by the first trenches 307 filled with the first dielectric material 310 and the second trenches 314 .
- the first trenches 307 and the second trenches 314 constitute an interdigitated structure to define active regions 300 a , 300 b to be formed as memory IC transistors.
- the first trenches 307 and the second trenches 314 constitute an interdigitated structure to define active regions 300 a , 300 b to be formed as memory IC transistors.
- any desired interdigitated structure constituted by the first trenches and second trenches defining active regions proper for logic IC transistors may be obtained from a teaching of the present disclosure.
- the etching depth and critical dimension of the second trenches 314 may be adjustable to be differentiated from the first trenches 307 .
- a shallow trench isolation structure formed of the first trenches 307 and the second trenches 314 in an interdigitated form could have a first depth defined by the first trench 307 different from a second depth defined by the second trench 314 .
- FIG. 18 A is a schematic top view of the semiconductor substrate structure
- FIG. 18 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 18 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the second thermal oxidation process is performed in an oxidation chamber with the oxidation chamber ambient comprises an oxygen bearing specie.
- the second thermal oxidation process only the portions of the silicon substrate 300 defining the sidewalls and bottoms of the second trenches 314 in the second dimension are exposed the oxygen-bearing specie, while the first trenches 307 are filled with the first dielectric material 310 to block the first trenches 307 from being exposed the oxygen-bearing specie.
- Silicon encroachment of the silicon substrate 300 caused by the second thermal oxidation process only happens on one direction along the second dimension. Silicon encroachment would not be as serious as the traditional method shown in FIG. 2 through FIG. 9 .
- the active regions 300 a , 300 b with two ends larger than that of the active regions 200 a , 200 b may be obtained.
- the active regions 300 a , 300 b may become a rectangular shape with slight round corners.
- the active regions 300 a , 300 b may be served as transistors with their source/drain regions occupying at the two ends of the active regions 300 a , 300 b .
- the two ends of the active regions 300 a , 300 b of the present semiconductor substrate structure would provide larger contact landing areas for contacts landing on the source/drain regions of the transistors. Please refer to FIG. 19 A , FIG.
- FIG. 19 A is a schematic top view of the semiconductor substrate structure
- FIG. 19 B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line
- FIG. 19 C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line.
- the second trenches 314 are filled with a second dielectric material 320 .
- the second trenches 314 may be filled with oxide dielectric, for example silicon dioxide.
- the silicon dioxide may be deposited in the second trenches 314 by CVD method, and then performing a second chemical mechanic polish process to remove the excess second dielectric material 320 with the silicon nitride layer 304 as a polish stop. Then, the silicon nitride layer 304 is removed.
- FIG. 20 A is a schematic top view of the present semiconductor substrate structure with contacts landing on the active regions 300 a , 30 b
- FIG. 20 B is a schematic cross sectional view of the present semiconductor substrate structure with contacts landing on the active regions 300 a , 300 b along the D-D cutting line.
- An interlay dielectric material 330 is deposited over the semiconductor substrate structure.
- the interlay dielectric material 330 may be oxide dielectric, for example silicon dioxide.
- the silicon dioxide may be provided by CVD method.
- contact opening is performed to form a plurality of contact openings passing through the interlay dielectric material 330 and landing on the two ends of the active regions 300 a , 300 b .
- a contact conductive material is deposited in the contact openings to form contacts 318 landing on the two ends of the active regions 300 a , 300 b to provide external electrical connection with the source/drain regions occupying at the two ends of the active regions 300 a , 300 b .
- the larger contact landing area F at the two ends of the active regions 300 a , 300 b would provide better process window compared to the prior art semiconductor substrate structure shown in FIG. 9 A and FIG. 9 B made by the known method.
- the contact 318 may be landed on the ends of the active regions 300 a , 300 b with adequate landing area.
- the contact resistivity can be reduced. A further shrinkage of semiconductor devices is also available by the present invention.
- the present invention provides a first pattern composed of a first sub-pattern and a second sub-pattern for forming the first trenches as shown in FIG. 21 A .
- the first sub-pattern is composed of lines aligned in rows along a first dimension and the second sub-pattern contains openings with one or more sizes aligned in rows along the first dimension.
- the first sub-pattern is formed of line-shaped photoresists 306
- the second sub-pattern is formed of the photoresist layer 306 with openings exposing portions of the silicon nitride layer 304 .
- rest steps to form the first trenches filled with the first dielectric material are similar to the steps of the first embodiment, and such that a plurality of first trenches 307 filled with the first dielectric material and having one or more sizes along the first dimension are formed.
- the present invention utilizes a second pattern with active-area-defined portions having one or more sizes to define the active regions in the silicon substrate, as shown in FIG. 21 B .
- the second pattern is formed of a patterned photoresist layer 312 with openings having one or more sizes to expose portions of the silicon nitride layer 304 , such that the active-area-defined portions are divided by the first trenches 307 filled with the first dielectric material and the openings exposing the portions of the silicon nitride layer 304 .
- the rest steps subsequent to forming the second pattern on the silicon substrate are similar to that of the first embodiment.
- second trenches filled with a second dielectric material and having one or more sizes are provided, and active regions having one or more sizes are separated from each other by the first trenches filled with the first dielectric material and the second trenches filled with the second dielectric material are obtained.
- the active regions adjoining the second trenches are merely exposed and attacked by the oxygen bearing specie in one direction along the second dimension, while the first trenches 307 filled with the first dielectric material protect the active regions from being exposed and attacked by the oxygen bearing specie in the first dimension.
- active regions 300 c with one or more sizes and having a rectangular shape with slight round corners may be obtained.
- a shallow trench isolation structure formed of the first trench having one or more sizes and the second trenches having one or more sizes interdigitated with each other may be obtained in accordance with the present disclosure.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Element Separation (AREA)
Abstract
A method for forming a shallow trench isolation (STI) structure using two individual STI trench etching processes is provided. A first STI etching process forms first trenches with one or more sizes in rows along a first dimension in a silicon substrate. A first dielectric is filled in the first trenches following a first thermal oxidation forming a first liner oxide surrounding the first trenches. A second STI trench etching process forms second trenches with one or more sizes in a second dimension to define active regions separated from each other by the first trenches filled with the first dielectric material and second trenches. A second dielectric is filled in the second trenches following a second thermal oxidation forming a second liner oxide surrounding the second trenches. Active region encroachment caused by the first and second thermal oxidation is reduced by doing the two individual STI trench etching processes.
Description
- This application is a divisional application of U.S. application Ser. No. 17/411,577 filed on Aug. 25, 2021.
- The present invention relates to the field of semiconductor processing, and more particularly to a method of forming a shallow trench isolation (STI) structure capable of reducing the consumption or encroachment of the source/drain or active regions.
- Shallow trench isolation (STI) structure provides electrical isolation between semiconductor devices. As the dimension of the devices continuously scales down, STI technique has become more and more important, and even confronting more challenge.
FIG. 1A shows a schematic top view of a prior art semiconductor substrate structure andFIG. 1B shows a schematic cross sectional view of the prior art semiconductor substrate structure along the I-I′ cutting line. The prior art semiconductor substrate includes asilicon substrate 10 with a plurality ofactive regions 12 isolated from each other by a shallow trench isolation structure formed oftrenches 14. Theactive regions 12 are in an elliptical shape with round corners designated as A arising from silicon encroachment during a thermal oxidation process to form a liner oxide layer along sidewalls and bottoms of thetrenches 14 prior to depositing an interlay oxide dielectric 16 to fill thetrenches 14 and cover thesilicon substrate 10. The formation of the liner oxide layer consumes silicon material of thesilicon substrate 10 adjoining thetrenches 14 such that theactive regions 12 become the elliptical shape with round corners, and causing reduction of the areas at two ends of theactive regions 12. Theactive regions 12 may be transistor regions of the semiconductor substrate structure with source/drain formed at the two ends of theactive regions 12. Acontact 18 with filled conductive material passes through the interlay oxide dielectric 16 and landing on the source/drain. As shown inFIG. 1A andFIG. 1B , the traditional shallow trench isolation process would decrease thecontact landing area 18 a if thecontact 18 still lands on the two ends of theactive regions 12 due to the round corners A arising from silicon encroachment or consumption during the formation of the oxide liner layer of thetrenches 14. The smallercontact landing area 18 a could induce high contact resistance, and it limits the capability of further shrinking of the semiconductor devices. - A traditional method for forming active regions and a shallow trench isolation (STI) structure for electrically isolating the active regions from each other is described below. Firstly, a semiconductor substrate structure including a
silicon substrate 200 with asilicon oxide layer 202 as a pad oxide, asilicon nitride layer 204 and a photoresist layer or ahard mask 206 sequentially stacked over thesilicon substrate 200 is provided, as shown inFIG. 2A ,FIG. 2B andFIG. 2C .FIG. 2A is a schematic top view of the semiconductor substrate structure,FIG. 2B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 2C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Next, performing a STI patterning process to form line-shape patterns on the semiconductor substrate structure, as shown inFIG. 3A ,FIG. 3B andFIG. 3C .FIG. 3A is a schematic top view of the semiconductor substrate structure,FIG. 3B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 3C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, performing active region-cut patterning to form island-shape active region patterns, as shown inFIG. 4A ,FIG. 4B andFIG. 4C .FIG. 4A is a schematic top view of the semiconductor substrate structure,FIG. 4B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 4C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, performing a trench etching process to form a shallow trench isolation structure with a plurality oftrenches 208 in an interdigitated structure in the semiconductor substrate structure and removing the photoresist layer orhard mask 206, as shown inFIG. 5A ,FIG. 5B andFIG. 5C .FIG. 5A is a schematic top view of the semiconductor substrate structure,FIG. 5B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 5C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. The shallow trench isolation structure definesactive regions trenches 208 in thesilicon substrate 200. Theactive regions active regions liner oxide layer 210 along sidewall walls and bottoms of thetrenches 208. During the thermal oxidation process, the rectangular corners of theactive regions active regions active regions active regions active regions FIG. 6A ,FIG. 6B andFIG. 6C .FIG. 6A is a schematic top view of the semiconductor substrate structure,FIG. 6B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 6C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, thetrenches 208 are filled with anoxide dielectric 212, and a chemical mechanic polish process follows to remove theexcess oxide dielectric 212, as shown inFIG. 7A ,FIG. 7B andFIG. 7C .FIG. 7A is a schematic top view of the semiconductor substrate structure,FIG. 7B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 7C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, thesilicon nitride layer 204 is removed from the semiconductor substrate structure, as shown inFIG. 8A ,FIG. 8B andFIG. 8C .FIG. 8A is a schematic top view of the semiconductor substrate structure,FIG. 8B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 8C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Theactive regions contact 216 filled with a conductive material passing through theoxide dielectric 214 and landing on each of the two ends of theactive regions contact 216 is reduced due to silicon encroachment at the two ends of theactive regions FIG. 9A andFIG. 9B .FIG. 9A is a schematic top view of the semiconductor substrate structure, andFIG. 9B is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. - The present invention aims to alleviate the area reduction of the active regions due to silicon encroachment or consumption of the active regions at the fabrication of a shallow trench isolation structure with proposing two individual STI trench etching processes. A first STI etching process is performed to form first trenches with one or more sizes in a line shape along a first dimension in a silicon substrate. A first dielectric is filled in the first trenches following a first thermal oxidation process forming a first liner oxide along sidewalls and bottoms of the first trenches. A second STI trench etching process is performed to form second trenches with one or more sizes along a second dimension to define island-shaped active regions of the silicon substrate, which have one or more sizes and are separated from each other by the first and second trenches. A second dielectric is filled in the second trenches following a second thermal oxidation process forming a second liner oxide along sidewalls and bottoms of the second trenches. A silicon encroachment or consumption of active regions adjoining the first and second trenches caused by the first and second thermal oxidation processes is reduced by doing the two individual STI trench etching processes at different stages of the fabrication of the shallow trench isolation structure. Therefore, the island-shaped active regions with two ends not rounded as much as that formed by the traditional STI formation process are provided. The two ends of the island-shaped active regions would give more area for subsequent contact landing. Contacts can be landed on the ends of the island-shaped active regions with adequate landing area and can reduce the contact resistivity. The etching depth of the two individual STI etching processes can be adjusted separately, which gives more flexibility on etching selectivity, critical dimension (CD) and pattern density consideration.
- To attain the above purposes, in an embodiment, a method for forming a shallow trench isolation structure with reduced encroachment of active regions of a silicon substrate includes providing a silicon substrate; forming a pad oxide layer on an upper surface of the silicon substrate; forming a silicon nitride layer on the pad oxide layer; forming a first pattern on the silicon nitride layer, wherein the first pattern is composed of lines aligned in rows along a first dimension, or the first pattern is composed of a first sub-pattern and a second sub-pattern, wherein the first sub-pattern is composed of lines aligned in rows along a first dimension and the second sub-pattern contains openings with one or more sizes aligned in rows along the first dimension; using the first pattern as a mask and performing a first trench etching process to form a plurality of first trenches along the first dimension, wherein the first trenches have one or more sizes; removing the first pattern; performing a first thermal oxidation process to form a first liner oxide on sidewalls and bottoms of the first trenches; filling the first trenches with a first dielectric material; forming a second pattern with active-area-defined portions on the silicon substrate, wherein the active-area-defined portions have one or more sizes; using the second pattern as a mask and performing a second trench etching process to form a plurality of second trenches in a second dimension to define a plurality of the active regions of the silicon substrate, and the active regions are separated from each other by the first trenches filled with the first dielectric material and the second trenches, wherein the active regions has one or more sizes and the second trenches have one or more sizes; performing a second thermal oxidation process to form a second liner oxide on sidewalls and bottoms of the second trenches; and filing the second trenches with a second dielectric material.
- In an implementation, the present shallow trench isolation structure is constituted by the first trenches and the second trenches in an interdigitated form with a size of the first trench different from that of the second trench.
- In an implementation, the active regions separated from each other by the first trenches and the second trenches in an interdigitated form are used for forming memory IC transistors or logic IC transistors.
- In another aspect, the present invention provides a semiconductor structure comprising a silicon substrate; a plurality of first trenches with one or more sizes filled with a first dielectric material formed in the silicon substrate along a first dimension; a plurality of second trenches with one or more sizes filled with a second dielectric material formed in the silicon substrate along a second dimension; and a plurality of active regions with one or more sizes formed in the silicon substrate, wherein each of the active regions is rectangular-shaped with round corners and separated from each other by the first trenches filled with the first dielectric material and the second trenches filled with the second dielectric material.
- Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:
-
FIG. 1A is a schematic top view of a prior art semiconductor substrate structure; -
FIG. 1B is a schematic cross sectional view of the prior art semiconductor substrate along the I-I′ cutting line; -
FIG. 2A throughFIG. 9A are respective schematic top views of the prior art semiconductor substrate structure at various stages of a traditional method for forming the semiconductor substrate structure; -
FIG. 2B throughFIG. 8B are respective schematic cross-sectional views of the prior art semiconductor substrate along the C-C cutting line ofFIG. 2A throughFIG. 8A , respectively; -
FIG. 2C throughFIG. 8C , andFIG. 9B are respective schematic cross-sectional views of the prior art semiconductor substrate along the D-D cutting line ofFIG. 2A throughFIG. 9A , respectively; -
FIG. 10A throughFIG. 20A are respective schematic top views of a semiconductor substrate structure at various stages of a method for forming a semiconductor substrate structure according to a first embodiment of the present invention; -
FIG. 10B throughFIG. 19B are respective schematic cross-sectional views of the semiconductor substrate structure along the C-C cutting line ofFIG. 10A throughFIG. 19A , respectively; -
FIG. 10C throughFIG. 19C are respective schematic cross-sectional views of the semiconductor substrate structure along the D-D cutting line ofFIG. 10A throughFIG. 19A , respectively; -
FIG. 20B is a schematic cross-sectional view of the semiconductor substrate structure along the D-D cutting line ofFIG. 20A ; -
FIG. 21A throughFIG. 21C are respective schematic top views of a semiconductor substrate structure at various stages of a method for forming a semiconductor substrate structure in accordance with a second embodiment of the present invention. - The present invention will now be described by way of preferred embodiments with references to the accompanying drawings. Like numerals refer to corresponding parts of various drawings. Please note well-known circuits, structures and techniques may not be shown in detail in order not to obscure the aspects of the disclosure. Various embodiments will be disclosed herein. However, it is to be understood that the disclosed embodiments are only used as an illustration that can be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative but not limiting to. Further, the figures are not necessarily conform to the sizes and dimension ratios of actual structures, and some features are magnified to show details of particular components (and any dimensions, materials, and similar details shown in the figures are intended to be illustrative and not limiting to). Therefore, the particular structural and functional details are disclosed herein are not interpreted as limitations, but are used only to teach those skilled in the relevant field technicians to practice the basis of the disclosed embodiments.
- Turning now to the drawings,
FIG. 10 throughFIG. 20 depict a presently preferred processing sequence for producing a shallow trench isolation structure capable of reducing encroachment or consumption of active regions of a semiconductor substrate structure during the present semiconductor processing in accordance with the first embodiment of the present invention. Firstly, a semiconductor substrate structure including asilicon substrate 300 is provided, asilicon oxide layer 302, asilicon nitride layer 304 and a photoresist layer orhard mask 306 are sequentially stacked over thesilicon substrate 300, for example by well-known methods, as shown inFIG. 10A ,FIG. 10B andFIG. 10C .FIG. 10A is a schematic top view of the semiconductor substrate structure,FIG. 10B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 10C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Thesilicon oxide layer 302 may be served as a pad oxide layer capable of preventing active regions subsequently formed from chemical contamination during following steps for forming the present semiconductor substrate structure with active regions isolated to each other by the present shallow trench isolation structure. Thesilicon nitride layer 304 may be served as a hard mask to protect the active regions during a deposition of an interlayer dielectric material to fill trenches adjoining the active regions in subsequent processing steps. Thesilicon nitride layer 304 also may be used as a polish stop when performing a chemical mechanical polish process to remove the excess interlayer dielectric material from the semiconductor substrate structure. Then, performing a first STI patterning process to form line-shape patterns on thesilicon nitride layer 304. In an embodied example, a first pattern composed of a plurality of patterned lines ofphotoresist 306 in a first dimension is formed on thesilicon nitride layer 304, as shown inFIG. 11A ,FIG. 11B andFIG. 11C .FIG. 11A is a schematic top view of the semiconductor substrate structure,FIG. 11B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 11C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, performing a first trench etching process to form a plurality offirst trenches 307 in thesilicon substrate 300 in the first dimension, and after that, the first pattern is removed, as shown inFIG. 12A ,FIG. 12B andFIG. 12C .FIG. 12A is a schematic top view of the semiconductor substrate structure,FIG. 12B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 12C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. The etching depth and critical dimension (CD) of thefirst trenches 307 may be adjustable as desired. Then, performing a first thermal oxidation process to form afirst liner oxide 308 on sidewalls and bottoms of thefirst trenches 307. In an embodied example, the first thermal oxidation process is performed in an oxidation chamber with the oxidation chamber ambient comprises an oxygen bearing specie. During the first thermal oxidation process, only the portions of thesilicon substrate 300 defining the sidewalls and bottoms of thefirst trenches 307 in the first dimension are exposed the oxygen-bearing specie to form thefirst liner oxide 308 along the sidewalls and bottoms of thefirst trenches 307, as shown inFIG. 13A ,FIG. 13B andFIG. 13C .FIG. 13A is a schematic top view of the semiconductor substrate structure,FIG. 13B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 13C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. As a result, silicon encroachment of thesilicon substrate 300 caused by the first thermal oxidation process only happens on one direction along the first dimension. Please seeFIG. 14A , FIG. - 14B and
FIG. 14C , in whichFIG. 14A is a schematic top view of the semiconductor substrate structure,FIG. 14B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 14C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Following, thefirst trenches 307 are filled with a firstdielectric material 310. In an embodied example, thefirst trenches 307 may be filled with oxide dielectric, for example silicon dioxide. The silicon dioxide may be deposited in thefirst trenches 307 by CVD method. Then, performing a first chemical mechanic polish (CMP) process to remove the excess firstdielectric material 310 with thesilicon nitride layer 304 as a polish stop. - Subsequently, forming a second photoresist layer or a second
hard mask 312 on thesilicon nitride layer 304 of the semiconductor substrate structure, as shown inFIG. 15A ,FIG. 15B andFIG. 15C .FIG. 15A is a schematic top view of the semiconductor substrate structure,FIG. 15B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, and -
FIG. 15C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Then, patterning the second photoresist layer or a secondhard mask 312 to form a second pattern as an active-region-defined pattern for cutting active regions of thesilicon substrate 300 in a subsequent step, as shown inFIG. 16A ,FIG. 16B andFIG. 16C .FIG. 16A is a schematic top view of the semiconductor substrate structure,FIG. 16B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 16C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. A second trench etching process is performed to form a plurality ofsecond trenches 314 in a second dimension so as to define a plurality ofactive regions silicon substrate 300, as shown inFIG. 17A ,FIG. 17B andFIG. 17C , in whichFIG. 17A is a schematic top view of the semiconductor substrate structure,FIG. 17B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 17C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line, theactive regions first trenches 307 filled with the firstdielectric material 310 and thesecond trenches 314. Then, the second pattern is removed. In an embodied example, thefirst trenches 307 and thesecond trenches 314 constitute an interdigitated structure to defineactive regions second trenches 314 may be adjustable to be differentiated from thefirst trenches 307. In other words, a shallow trench isolation structure formed of thefirst trenches 307 and thesecond trenches 314 in an interdigitated form could have a first depth defined by thefirst trench 307 different from a second depth defined by thesecond trench 314. Subsequently, performing a second thermal oxidation process to form asecond liner oxide 316 on sidewalls and bottoms of thesecond trenches 314 as shown inFIG. 18A ,FIG. 18B andFIG. 18C .FIG. 18A is a schematic top view of the semiconductor substrate structure,FIG. 18B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 18C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. In an embodied example, the second thermal oxidation process is performed in an oxidation chamber with the oxidation chamber ambient comprises an oxygen bearing specie. During the second thermal oxidation process, only the portions of thesilicon substrate 300 defining the sidewalls and bottoms of thesecond trenches 314 in the second dimension are exposed the oxygen-bearing specie, while thefirst trenches 307 are filled with the firstdielectric material 310 to block thefirst trenches 307 from being exposed the oxygen-bearing specie. Silicon encroachment of thesilicon substrate 300 caused by the second thermal oxidation process only happens on one direction along the second dimension. Silicon encroachment would not be as serious as the traditional method shown inFIG. 2 throughFIG. 9 . So, theactive regions active regions active regions active regions active regions FIG. 9A andFIG. 9B , the two ends of theactive regions FIG. 19A ,FIG. 19B andFIG. 19C .FIG. 19A is a schematic top view of the semiconductor substrate structure,FIG. 19B is a schematic cross sectional view of the semiconductor substrate structure along the C-C cutting line, andFIG. 19C is a schematic cross sectional view of the semiconductor substrate structure along the D-D cutting line. Thesecond trenches 314 are filled with a seconddielectric material 320. In an embodied example, thesecond trenches 314 may be filled with oxide dielectric, for example silicon dioxide. The silicon dioxide may be deposited in thesecond trenches 314 by CVD method, and then performing a second chemical mechanic polish process to remove the excess seconddielectric material 320 with thesilicon nitride layer 304 as a polish stop. Then, thesilicon nitride layer 304 is removed. - Turning to
FIG. 20A andFIG. 20B .FIG. 20A is a schematic top view of the present semiconductor substrate structure with contacts landing on theactive regions 300 a, 30 b, andFIG. 20B is a schematic cross sectional view of the present semiconductor substrate structure with contacts landing on theactive regions interlay dielectric material 330 is deposited over the semiconductor substrate structure. In an embodied example, theinterlay dielectric material 330 may be oxide dielectric, for example silicon dioxide. The silicon dioxide may be provided by CVD method. Then, contact opening is performed to form a plurality of contact openings passing through theinterlay dielectric material 330 and landing on the two ends of theactive regions contacts 318 landing on the two ends of theactive regions active regions active regions FIG. 9A andFIG. 9B made by the known method. Thecontact 318 may be landed on the ends of theactive regions - To increase design flexibility of the present shallow trench isolation structure while still enlarging the contact landing area of the active regions compared to the prior art structure shown in
FIG. 9A andFIG. 9B , according to a second embodiment, the present invention provides a first pattern composed of a first sub-pattern and a second sub-pattern for forming the first trenches as shown inFIG. 21A . The first sub-pattern is composed of lines aligned in rows along a first dimension and the second sub-pattern contains openings with one or more sizes aligned in rows along the first dimension. The first sub-pattern is formed of line-shapedphotoresists 306, and the second sub-pattern is formed of thephotoresist layer 306 with openings exposing portions of thesilicon nitride layer 304. Except for using a first pattern different from that shown inFIG. 11A throughFIG. 11C , rest steps to form the first trenches filled with the first dielectric material are similar to the steps of the first embodiment, and such that a plurality offirst trenches 307 filled with the first dielectric material and having one or more sizes along the first dimension are formed. Also, in the second embodiment, the present invention utilizes a second pattern with active-area-defined portions having one or more sizes to define the active regions in the silicon substrate, as shown inFIG. 21B . The second pattern is formed of a patternedphotoresist layer 312 with openings having one or more sizes to expose portions of thesilicon nitride layer 304, such that the active-area-defined portions are divided by thefirst trenches 307 filled with the first dielectric material and the openings exposing the portions of thesilicon nitride layer 304. The rest steps subsequent to forming the second pattern on the silicon substrate are similar to that of the first embodiment. In accordance with the second embodiment, second trenches filled with a second dielectric material and having one or more sizes are provided, and active regions having one or more sizes are separated from each other by the first trenches filled with the first dielectric material and the second trenches filled with the second dielectric material are obtained. - Like the first embodiment, during a second thermal oxidation process to form a second liner oxide on sidewalls and bottoms of the second trenches, the active regions adjoining the second trenches are merely exposed and attacked by the oxygen bearing specie in one direction along the second dimension, while the
first trenches 307 filled with the first dielectric material protect the active regions from being exposed and attacked by the oxygen bearing specie in the first dimension. Hence, as shown inFIG. 21C , in accordance with the second embodiment,active regions 300 c with one or more sizes and having a rectangular shape with slight round corners may be obtained. One artisan in the field may appreciate a shallow trench isolation structure formed of the first trench having one or more sizes and the second trenches having one or more sizes interdigitated with each other may be obtained in accordance with the present disclosure. - The above-mentioned embodiments of the present invention are exemplary and not intended to limit the scope of the present invention. Various variation or modifications made without departing from the spirit of the present invention and achieving equivalent effects shall fall within the scope of claims of the present invention.
Claims (3)
1. A semiconductor structure, comprising:
a silicon substrate;
a plurality of first trenches with one or more sizes filled with a first dielectric material formed in the silicon substrate along a first dimension;
a plurality of second trenches with one or more sizes filled with a second dielectric material formed in the silicon substrate along a second dimension; and
a plurality of active regions with one or more sizes formed in the silicon substrate, wherein each of the active regions is rectangular-shaped with round corners and separated from each other by the first trenches filled with the first dielectric material and the second trenches filled with the second dielectric material.
2. The semiconductor structure of claim 1 , wherein the first trench has a different size from that of the second trench.
3. The semiconductor structure of claim 1 , where the first trenches are interdigitated with the second trenches.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/112,707 US20230197504A1 (en) | 2021-08-25 | 2023-02-22 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/411,577 US11688624B2 (en) | 2021-08-25 | 2021-08-25 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
US18/112,707 US20230197504A1 (en) | 2021-08-25 | 2023-02-22 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/411,577 Division US11688624B2 (en) | 2021-08-25 | 2021-08-25 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
Publications (1)
Publication Number | Publication Date |
---|---|
US20230197504A1 true US20230197504A1 (en) | 2023-06-22 |
Family
ID=85287445
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/411,577 Active US11688624B2 (en) | 2021-08-25 | 2021-08-25 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
US18/112,707 Pending US20230197504A1 (en) | 2021-08-25 | 2023-02-22 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/411,577 Active US11688624B2 (en) | 2021-08-25 | 2021-08-25 | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom |
Country Status (3)
Country | Link |
---|---|
US (2) | US11688624B2 (en) |
CN (1) | CN115910909A (en) |
TW (1) | TWI809529B (en) |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100346845B1 (en) * | 2000-12-16 | 2002-08-03 | 삼성전자 주식회사 | Method for forming shallow trench isolation in semiconductor device |
US6995095B2 (en) * | 2003-10-10 | 2006-02-07 | Macronix International Co., Ltd. | Methods of simultaneously fabricating isolation structures having varying dimensions |
US7235459B2 (en) * | 2004-08-31 | 2007-06-26 | Micron Technology, Inc. | Methods of forming trench isolation in the fabrication of integrated circuitry, methods of fabricating memory circuitry, integrated circuitry and memory integrated circuitry |
US8012847B2 (en) * | 2005-04-01 | 2011-09-06 | Micron Technology, Inc. | Methods of forming trench isolation in the fabrication of integrated circuitry and methods of fabricating integrated circuitry |
US7541298B2 (en) * | 2007-01-10 | 2009-06-02 | United Microelectronics Corp. | STI of a semiconductor device and fabrication method thereof |
US8895446B2 (en) * | 2013-02-18 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fin deformation modulation |
-
2021
- 2021-08-25 US US17/411,577 patent/US11688624B2/en active Active
- 2021-10-14 TW TW110138219A patent/TWI809529B/en active
- 2021-11-12 CN CN202111339235.XA patent/CN115910909A/en active Pending
-
2023
- 2023-02-22 US US18/112,707 patent/US20230197504A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
TWI809529B (en) | 2023-07-21 |
US11688624B2 (en) | 2023-06-27 |
CN115910909A (en) | 2023-04-04 |
US20230060410A1 (en) | 2023-03-02 |
TW202310170A (en) | 2023-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11923235B2 (en) | Method for forming semiconductor device having isolation structures with different thicknesses | |
US10468504B2 (en) | Semiconductor device and manufacturing method thereof | |
US8847298B2 (en) | Pillars for vertical transistors | |
US11081571B2 (en) | Structure and formation method of semiconductor device structure with a dummy fin structure | |
JP2002158278A (en) | Semiconductor device and manufacturing method and design method thereof | |
US6461941B2 (en) | Method of forming capacitor on cell region including forming dummy pattern around alignment key | |
US20170170024A1 (en) | Method for forming semiconductor device structure | |
US7666800B2 (en) | Feature patterning methods | |
JP2008517457A (en) | Semiconductor device having surface side contact and vertical trench isolation and method of manufacturing the same | |
US11688624B2 (en) | Method for forming a shallow trench isolation structure with reduced encroachment of active regions and a semiconductor structure therefrom | |
CN110896047A (en) | Shallow trench isolation structure and preparation method of semiconductor device | |
CN113903661A (en) | Method for manufacturing semiconductor device | |
KR950009889B1 (en) | Manufacturing method of isolation region of semiconductor device using trench method | |
US10141401B2 (en) | Method for forming semiconductor device structure | |
KR100934050B1 (en) | Manufacturing Method and Structure of Semiconductor Device | |
US11527409B2 (en) | Contact slots forming method applying photoresists | |
KR100417853B1 (en) | Method for manufacturing device having a shallow trench isolation and deep trench isolation | |
US20200144102A1 (en) | Manufacturing method of semiconductor structure | |
KR20030052663A (en) | method for isolating semiconductor device | |
JP2003133315A (en) | Semiconductor device and manufacturing method therefor | |
KR20050002389A (en) | Manufacturing method for semiconductor device | |
KR19990003909A (en) | Device Separating Method of Semiconductor Device | |
KR20000041419A (en) | Method of forming device isolation region | |
KR20030052823A (en) | Semiconductor device and method for fabricating the same | |
KR20030037590A (en) | Isolation method of semiconductor preventing a void and dent |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |