US20230108628A1 - Artificial two-dimensional material and mehod of manufacturing same - Google Patents

Artificial two-dimensional material and mehod of manufacturing same Download PDF

Info

Publication number
US20230108628A1
US20230108628A1 US17/729,872 US202217729872A US2023108628A1 US 20230108628 A1 US20230108628 A1 US 20230108628A1 US 202217729872 A US202217729872 A US 202217729872A US 2023108628 A1 US2023108628 A1 US 2023108628A1
Authority
US
United States
Prior art keywords
atomic layer
artificial
atomic
metal
atoms
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US17/729,872
Inventor
Ching-Yuan Su
En Yi Liao
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Central University
Original Assignee
National Central University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Central University filed Critical National Central University
Priority to US17/729,872 priority Critical patent/US20230108628A1/en
Assigned to NATIONAL CENTRAL UNIVERSITY reassignment NATIONAL CENTRAL UNIVERSITY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIAO, EN YI, SU, CHING-YUAN
Publication of US20230108628A1 publication Critical patent/US20230108628A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/34—Gas-filled discharge tubes operating with cathodic sputtering
    • H01J37/3476—Testing and control
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32431—Constructional details of the reactor
    • H01J37/3244—Gas supply means
    • H01J37/32449—Gas control, e.g. control of the gas flow
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02568—Chalcogenide semiconducting materials not being oxides, e.g. ternary compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/02631—Physical deposition at reduced pressure, e.g. MBE, sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02656—Special treatments
    • H01L21/02664—Aftertreatments
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H01L29/0669—Nanowires or nanotubes
    • H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • H01L29/242—AIBVI or AIBVII compounds, e.g. Cu2O, Cu I
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/26—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, elements provided for in two or more of the groups H01L29/16, H01L29/18, H01L29/20, H01L29/22, H01L29/24, e.g. alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/7606—Transistor-like structures, e.g. hot electron transistor [HET]; metal base transistor [MBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78681—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32—Processing objects by plasma generation
    • H01J2237/33—Processing objects by plasma generation characterised by the type of processing
    • H01J2237/332—Coating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
    • H01J2237/32—Processing objects by plasma generation
    • H01J2237/33—Processing objects by plasma generation characterised by the type of processing
    • H01J2237/334—Etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02439—Materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02436—Intermediate layers between substrates and deposited layers
    • H01L21/02494—Structure
    • H01L21/02496—Layer structure
    • H01L21/02499—Monolayers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes

Definitions

  • the technical field relates to artificial two-dimensional (2D) materials, and more particularly relates to an artificial 2D material having a plurality of heterogeneous junctions and a method of manufacturing same.
  • Electronic components are typically Si based electronic components. However, sizes of the electronic components are decreased gradually due to scaling down. It is estimated that miniaturization of the electronic components may reach its limit in a near future. Further, heat dissipation, leakage current, noise and interference are issued to be addressed due to the miniaturization of the electronic components. For solving the issues, a new material or element structure is required and it is supposed to deal with, particularly miniaturization processes, gate control of semiconductor, and conductive properties of semiconductor including movement of carriers in semiconductors. It is known that graphene having zero band gap used in electronic components has drawbacks particularly in logic circuits.
  • TMDs transition metal dichalcogenides
  • MoS 2 molybdenum disulfide
  • WS 2 tungsten disulfide
  • WSe 2 tungsten diselenide
  • II selenide InSe
  • TMDs have excellent electrical properties and different energy gaps and thus have a great potential to become a next generation semiconductor material.
  • TMDs have excellent thermal conduction, electronic, optical and mechanical properties similar to that of grapheme. Further, TMDs have an energy gap not possessed by graphene. It is widely believed that TMDs will become a candidate material for 3 nm process in semiconductor manufacturing.
  • the 2D materials for manufacturing semiconductors should have acceptable energy gaps, high carrier mobility, high on-current current ratio, low energy consumption, high integration, and high reliability.
  • problems to be solved prior to mass production include controllability of large area synthesis, wafer level transfer, contact resistance, and reliability analysis of components.
  • the 2D materials are required to be compatible with current semiconductor manufacturing processes including extreme ultraviolet (EUV) radiation used in photolithography, patterns, metallic processes, and deposition and annealing of high-K materials.
  • EUV extreme ultraviolet
  • Factors including EUV photons used in photolithography capable of penetrating photoresist to damage the 2D material, and impact and reliability of electronic components made of conventional 2D material should be taken into consideration in the development of new 2D materials.
  • the disclosure is directed to an artificial 2D material having excellent physical and chemical properties for manufacturing semiconductors in order to eliminate drawbacks including those associated with the conventional art.
  • the disclosure is further directed to a method of manufacturing an artificial 2D material by utilizing a novel 2D material synthesis platform and a precise control of atom layers removal.
  • an artificial two-dimensional material comprising a layered atomic structure including a middle atomic layer, a lower atomic layer, and an upper atomic layer; wherein the lower and upper atomic layers are disposed on lower and upper surfaces of the middle atomic layer respectively; the middle atomic layer is a 2D planar atomic structure formed of a transition metal; the lower and upper atomic layers are a 2D planar atomic structure formed of heterogeneous atoms; and atoms of the layered atomic structure are bound by chemical bonding.
  • the transition metal is selected from the group consisting of tungsten (W), molybdenum (Mo), titanium (Ti), platinum (Pt), indium (In), tin (Sn), niobium (Nb), and tantalum (Ta).
  • the lower atomic layer is formed of sulfur, selenium, or tellurium.
  • the upper atomic layer includes a plurality of metal atoms.
  • the metal of the upper atomic layer is selected from the group consisting of nickel, tungsten, copper, titanium, palladium, bismuth, antimony, and platinum.
  • the outer atomic layer disposed on the upper atomic layer, the outer atomic layer being bound by metallic bonding and the outer atomic layer including a plurality of metal atoms.
  • the metal of the outer atomic layer is selected from the group consisting of cobalt, nickel, tungsten, copper, titanium, palladium, bismuth, antimony, gold, and platinum.
  • the chemical element of the outer atomic layer is selected from the group consisting of carbon, oxygen, nitrogen, fluorine, chlorine, and phosphorus.
  • the outer atomic layer further comprises an outer atomic layer disposed on the upper atomic layer, the outer atomic layer including a plurality of metal atoms.
  • the metal of the outer atomic layer is selected from the group consisting of cobalt, nickel, tungsten, copper, titanium, palladium, bismuth, antimony, gold, and platinum.
  • the artificial 2D material does not belong to the metallic properties (1T phase phase).
  • FIG. 1 is a longitudinal sectional view of an artificial 2D material according to a first preferred embodiment of the invention
  • FIG. 2 is a longitudinal sectional view of an artificial 2D material according to a second preferred embodiment of the invention.
  • FIG. 3 is a longitudinal sectional view of an artificial 2D material according to a third preferred embodiment of the invention.
  • FIG. 4 is a longitudinal sectional view of an artificial 2D material according to a fourth preferred embodiment of the invention.
  • FIG. 5 is a block diagram of a synthesis platform for the artificial 2D material
  • FIG. 6 is a flow chart of a method of manufacturing an artificial 2D material according to the invention using the synthesis platform, the artificial 2D material being that described in the first, second, third and fourth preferred embodiments;
  • FIG. 7 plots Raman shift versus intensity for the artificial 2D material using hydrogen plasma and not using hydrogen plasma according to the invention
  • FIG. 8 is a longitudinal sectional view of the artificial 2D material of the invention showing a monolayer having a plurality of heterogeneous junctions
  • FIG. 9 is a top plan view of FIG. 8 ;
  • FIG. 10 is a schematic longitudinal sectional view of an electronic component (e.g., field-effect transistor (FET)) according to a first configuration of the invention, the electronic component incorporating the artificial 2D material of the invention;
  • FET field-effect transistor
  • FIG. 11 is a schematic longitudinal sectional view of an electronic component (e.g., back-gated FET) according to a second configuration of the invention, the electronic component incorporating the artificial 2D material of the invention;
  • an electronic component e.g., back-gated FET
  • FIG. 12 is a schematic longitudinal sectional view of an electronic component according to a third configuration of the invention, the electronic component incorporating the artificial 2D material of the invention;
  • FIG. 13 plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with or without treatment as comparison;
  • FIG. 14 in part (a) plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention without plasma treatment; and in part (b) plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with plasma treatment.
  • each layer of a layered atomic structure is a 2D planar atomic layer and is schematically shown in the drawings. Each layer has a thickness but the invention is not limited to such.
  • the atomic layer of the 2D plane means a monolayer.
  • upper, lower, first, second and third are used to show relative locations of different elements and are for ease of illustration. The invention does not aim to limit the elements to such locations.
  • an artificial 2D material having two heterogeneous junctions is described.
  • Synthesis platform is used to break two homogeneous surfaces (i.e., MXX in which M is transition metal and X means sulfide) of a TMD and form two heterogeneous surfaces (i.e., MXY in which M is transition metal, X means a first chalcogen element and Y means a second chalcogen element different from the first one) of the TMD.
  • MXX in which M is transition metal and X means sulfide i.e., MXY in which M is transition metal, X means a first chalcogen element and Y means a second chalcogen element different from the first one
  • Physical and chemical properties of the artificial 2D material having two heterogeneous junctions are more advantageous than that of the artificial 2D material having two homogeneous junctions of the conventional art. These properties include increased energy gap controllability in comparison with the conventional TMDs and increased conduction capability in comparison with the conventional
  • an artificial 2D material 1 in accordance with a first preferred embodiment of the invention comprises a layered atomic structure 10 including a middle atomic layer 11 , a lower atomic layer 12 and an upper atomic layer 13 in which the lower atomic layer 12 and the upper atomic layer 13 are disposed on lower and upper surfaces of the middle atomic layer 11 respectively;
  • the middle atomic layer 11 is a 2D planar atomic structure formed of a transition metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), hafnium (Hf), platinum (Pt), tantalum (Ta), tungsten (W), and rhenium (Re); and the lower atomic layer 12 and the group consisting of titanium
  • the artificial 2D material 1 is a 2D crystalline material.
  • the lower atomic layer 12 and the upper atomic layer 13 are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the layered atomic structure 10 are bound by chemical bonding.
  • a Schottky barrier is a potential energy barrier for electrons formed at a metal-semiconductor junction. Schottky barriers have rectifying characteristics, suitable for use as a diode. The Schottky barrier is fixed relative to the metal's Fermi level. A phenomenon referred to as “Fermi level pinning” caused some point of the band gap, at which finite DOS exists, to be locked (pinned) to the Fermi level. These factors affect electrical impedance. Electrical impedance is an issue to be addressed in electronic components formed of 2D material. It is desired to decrease electrical impedance between channels and electrodes of a semiconductor formed of 2D material to a value less than 100 ⁇ .
  • the artificial 2D material 2 comprises a layered atomic structure 20 including a middle atomic layer 21 , a lower atomic layer 22 and an upper atomic layer 23 in which the lower atomic layer 22 and the upper atomic layer 23 are disposed on lower and upper surfaces of the middle atomic layer 21 respectively;
  • the middle atomic layer 21 is a 2D planar atomic structure formed of a transition metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), hafnium (Hf), platinum (Pt
  • the artificial 2D material 2 is a 2D crystalline material.
  • the lower atomic layer 22 and the upper atomic layer 23 are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the middle atomic layer 21 and the upper atomic layer 23 are bound by metallic bonding.
  • an artificial 2D alloy material having a first metal-transition metal-sulfur junction structure, i.e., two heterogeneous junctions are formed.
  • the artificial 2D alloy material having two heterogeneous junctions is formed by synthesis.
  • metals are introduced into the artificial 2D material to change its junctions of sulfide-transition metal-sulfide to junctions of transition metal(M)-sulfide(X)-metal(Z) (MXZ) by synthesis.
  • MXZ transition metal(M)-sulfide(X)-metal(Z)
  • an artificial 2D alloy material is formed.
  • the artificial 2D alloy material has advantages including improved electrical characteristics, improved energy gap adjustment, and lower contact resistance in comparison with the conventional artificial 2D material having junctions of sulfide-transition metal-sulfide.
  • the artificial 2D material 3 comprises a layered atomic structure 30 including a middle atomic layer 31 , a lower atomic layer 32 , an upper atomic layer 33 and an outer atomic layer 34 on the upper atomic layer 33 in which the lower atomic layer 32 and the upper atomic layer 33 are disposed on lower and upper surfaces of the middle atomic layer 31 respectively;
  • the middle atomic layer 31 is a 2D planar atomic structure formed of a transition metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium
  • the artificial 2D material 3 is a 2D crystalline material.
  • the lower atomic layer 32 and the upper atomic layer 33 are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the middle atomic layer 31 and the upper atomic layer 33 are bound by metallic bonding.
  • an artificial 2D alloy material having a second metal (or first metal)-transition metal-sulfur junction structure, i.e., two different junctions is formed.
  • the artificial 2D material 4 in accordance with a fourth preferred embodiment of the invention is shown.
  • the artificial 2D material 4 comprises a layered atomic structure 40 including a middle atomic layer 41 , a lower atomic layer 42 , and an upper atomic layer 43 in which the upper atomic layer 43 is formed of oxygen (O), phosphor (P), nitrogen (N), chlorine (Cl), carbon (C), or fluorine (F).
  • the artificial 2D material is al 2D compound material. Taking oxygen atoms as an example, an artificial 2D compound material having an oxygen-transition metal-sulfur junction structure, i.e., two heterogeneous junctions is formed.
  • an artificial 2D material having two a plurality of heterogeneous junctions is formed. It is understood that a method of manufacturing the artificial 2D material having two heterogeneous or homogenous junctions can be implemented depending on applications.
  • the artificial 2D material has three or four atomic layers. It is understood that the artificial 2D material of the invention is not limited to have three or four layers. The method of the invention can manufacture an artificial 2D material having more atomic layers depending on applications.
  • semiconductor material field employs various synthesis technologies to change size and phase, eliminate deficiencies, introduce impurities (“doping”) into the crystal structure, and use high entropy alloys so that semiconductor material can have more advantageous features and ubiquitous properties which are useful in energy, optoelectronics, etc.
  • conventional technologies cannot precisely control synthesis in atoms.
  • synthesis of semiconductor material it is understood that removal of atomic layers of a 2D material may generate unsaturated compounds which will be oxidized when exposed to the atmosphere in the process of depositing metal. Further, precursors of non-metal atomic bonds and electrical measurements are adversely affected by moisture. Therefore, atomic scale bonding and control are required in vacuum or a specific environment of, for example inert gas.
  • the invention provides an atomic scale synthesis platform for semiconductor material.
  • the synthesis platform is precisely control to produce a novel material which is very useful for material science including development of new materials.
  • the synthesis platform 100 includes a gas control system 101 , an ultra-high vacuumed metal deposition system 102 and a remote plasma vacuum system 103 connected together.
  • the artificial 2D material can be transferred among the three systems to achieve the purposes of removing atomic layers of the artificial 2D material and binding heterogeneous atoms.
  • the ultra-high vacuumed metal deposition system 102 includes a metal deposition system such as thermal evaporation deposition system, electron beam evaporation system, or plasma sputtering system.
  • the ultra-high vacuumed metal deposition system 102 can form a 2D metal atomic layer deposition.
  • the ultra-high vacuumed metal deposition system 102 has a stage for supporting the artificial 2D material, the stage is a cooling platform kept at a temperature less than ⁇ 195.79° C. Preferably, the temperature is between room temperature and ⁇ 269° C.
  • the purpose of keeping the cooling platform is to prevent the energy of metal atoms evaporated by the thermal evaporation deposition system from transferring to surfaces of a 2D material. Otherwise, atomic defects may be generated on the 2D material.
  • the cooling platform aims to decrease probability of such damage.
  • temperature of the cooling platform can be increased to, for example a maximum of 250° C. and a rotational speed of 2 to 40 rpm.
  • the ultra-high vacuumed metal deposition system 102 can deposit all required metallic films which can be of alloy or a single metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), gold (Au), platinum (Pt), hafnium (Hf), tantalum (Ta), bismuth (Bi), tungsten (W), rhenium (Re) and antimony (Sb).
  • the ultra-high vacuumed metal deposition system 102 operates at an atmospheric pressure of 10 ⁇ 2 -10 ⁇ 10 Torr (i.e., high quality vacuum). Therefore, metal oxidation is avoided and the metal deposition rate is between 0.01 ⁇ /second and 1 ⁇ /second.
  • the remote plasma vacuum system 103 is capable of introducing a number of plasmas including hydrogen (H), oxygen (O) and nitrogen (N)-based radicals for reaction.
  • the remote plasma vacuum system 130 includes a remote chamber and a reaction chamber (both no shown). Precursor is ionized in the remote chamber prior to entering the reaction chamber having required samples (e.g., MoS 2 or other 2D materials) stored therein.
  • the reaction chamber is spaced apart from the remote chamber and has a shield for the protection of the artificial 2D material impinged by plasmas.
  • the remote plasma vacuum system 103 is capable of performing annealing at various temperature. In detail, after plasma has been used, an annealing is performed by the remote plasma vacuum system 103 (or the remote plasma vacuum system 103 increases temperature to 100-1000° C.) to repair defected lattices.
  • the gas control system 101 includes a chamber kept at a constant pressure and filled with inert gas (e.g., N 2 , Ar, etc.). Within the chamber, there are also provided with a plurality of devices for manufacturing processes.
  • the devices include heater, ovens, containers for chemical solution, etc.
  • the precursor can be processed in the chamber.
  • the gas control system 101 executes chemical processes including immerging, spraying and scrubbing to improve chemical properties of the 2D material. As such, the precursor can be adhered to the 2D material.
  • the heaters or ovens are used to remove unnecessary solvent or atoms. As a result, metal atoms are bound or atoms of a compound of C, N, O and F are bound.
  • FIG. 6 it is a flow chart of a method of manufacturing an artificial 2D material according to the invention using the synthesis platform 100 , the artificial 2D material being that described in the first, second, third and fourth preferred embodiments.
  • the method comprises the steps of S1 providing a 2D material having a layered atomic structure wherein the 2D material is selected from the group consisting of boron nitride (h-BN), silicone, germanene, stanene, phosphorene, and one of transition metal dichalcogenides (TMDs) including molybdenum disulfide (MoS 2 ), tungsten disulfide (WS 2 ), tungsten diselenide (WSe 2 ), and indium(II) selenide (InSe); S2 placing the 2D material in an vacuum; S3 removing an atomic layer on one surface of the 2D material to expose unsaturated compounds by means of plasma (e.g., argon plasma or hydrogen plasma); S4 introducing heterogeneous atoms
  • a description of combining the synthesis platform 100 with the method of manufacturing an artificial 2D material according to the invention is as below.
  • a 2D transition metal dichalcogenide is used to manufacture a 2D alloy. It is understood that it is possible to manufacture an artificial 2D material having two heterogeneous junctions by means of a 2D material having a different layered atomic structure in other embodiments.
  • the method comprises the steps of providing a 2D-layered transition metal dichalcogenide(2D TMD) having a layered atomic structure; placing the 2D TMD in an vacuumed atmosphere generated by the remote plasma vacuum system 103 ; removing an S or Se atomic layer on one surface of the 2D TMD to expose unsaturated compounds by means of hydrogen plasma wherein power is 20-200 W, hydrogen or a mixture thereof flows at a rate of 5-30 sccm, and a pressure is 5-800 mTorr; conveying the 2D TMD to the ultra-high vacuumed metal deposition system 102 ; introducing heterogeneous atoms into the vacuum wherein the heterogeneous atoms are different from atoms on the other surface of the transition metal layer; and binding the heterogeneous atoms with the unsaturated compounds to form an artificial 2D material having two heterogeneous junctions.
  • 2D TMD 2D-layered transition metal dichalcogenide
  • the 2D material is configured to transfer among the three systems to achieve the purposes of atomic layer removal and binding the heterogeneous atoms with the unsaturated compounds. It is also understood that parameters are different in different materials and different manufacturing processes.
  • the step of removing atomic layers of the method of manufacturing an artificial 2D material of the invention can be implemented by means of argon plasma or hydrogen plasma.
  • FIG. 7 it plots Raman shift versus intensity for the artificial 2D material using hydrogen plasma and not using hydrogen plasma according to the invention in which a Raman spectrum is used to prove junctions of the monolayer have been changed to the desired heterogeneous junctions due to chemical bonding.
  • MoS 2 peaks in the range of 350 to 450 Raman shifts when hydrogen plasma is not used. The peaks are decreased or disappeared in other Raman shifts due to chemical properties changes at the junctions. This proves that the homogeneous junctions of MoS 2 no more exist after hydrogen plasma has been used. Instead, Mo—Ti junction of MoS 2 is formed. As a result, Raman vibration mode is changed. Further, it proves that improvements of junction of source and drain of FET can be obtained other than by etching or removing impurities.
  • hydrogen plasma is used to remove an atomic layer on one surface of the 2D material. After the removal, it is found that in the Raman spectrum there is no J1 peak which is used to determine whether there is a phase change in MoS 2 . If yes, it means the phase has changed to 1T phase. MoS 2 has 2H and 1T phases in which 2H phase is semiconductor based and 1T is metallic. The peak is used to determine whether phase of MoS 2 has changed to 1T phase. Further, it proves that after the processing, the conventional argon plasma leads to change of 2H to 1T. In brief, using hydrogen plasma to in the manufacturing of the artificial 2D material of the invention can produce an artificial 2D material having semiconductor properties different from that produced by the conventional manufacturing process.
  • contact resistance of source/drain of FET is greatly decreased in a metal contact by using argon plasma to change phase to 1T phase. This is because 1T phase is metallic.
  • this structure is S atoms-Mo atoms-S atoms and is not related to the invention which involves removing a layer of S atoms from a monolayer using hydrogen plasma. Further, the bond of Mo atoms and S atoms is broken. It is possible to selectively remove S atoms from the upper atomic layer to obtain an atomic structure of —Mo—S. Also, the junction of Mo and S atoms of the lower layer is not damaged.
  • the non-destruction technique of the invention is critical and contributes the metal contact of the interface. It can decrease contact resistance and improve semiconductor's performance by not causing destruction or phase change.
  • a method of manufacturing an artificial 2D material comprises she steps of providing transition metal MoS 2 ; removing an atomic layer of S atoms on one surface of the 2D material to expose unsaturated compounds of —Mo—S by means of hydrogen plasma; placing the 2D material having the unsaturated compounds of —Mo—S in the gas control system 101 ; immersing a precursor (e.g., PtCl 2 ) in the gas control system 101 so that the unsaturated compounds of —Mo—S may bind Pt atoms; drying contents in the gas control system 101 ; conveying the dried content in the gas control system 101 to the remote plasma vacuum system 103 ; annealing the content in the remote plasma vacuum system 103 at a temperature of 50-600° C.
  • a precursor e.g., PtCl 2
  • the produced 2D material is further conveyed to the ultra-high vacuumed metal deposition system 102 to evaporating other metal atoms such as Co/Pt—Mo—S and Cu/Pt—Mo—S atoms. It is understood that above principles can be applied to cause Cu/W—Mo—S and W/Cu—Mo—S atoms to deposit a metal layer in contact.
  • the 2D material is capable of transferring among three systems to achieve above purposes of removing atomic layers of the artificial 2D material and binding heterogeneous atoms so as to apply to both different materials and different manufacturing processes which require different parameters. It is understood that above description is exemplary and the invention is not limited by it. Any 2D material including alloy material can be used to manufacture an artificial 2D material having heterogeneous junctions and they are within the scope of the invention.
  • a 2D layered material is provided to manufacture MoOx, HfO 2 or Ti 0.87 O 2 which is adapted to apply to gate insulating layer.
  • oxygen plasma e.g., monolayer ALO
  • the 2D layered material can be transferred to a next station for evaporating Ti. Next, the 2D material is transferred to a next station to subject to oxygen plasma and annealing.
  • TiOx is deposited on the surface of —Mo—S to form an insulator TiOx-Mo—S.
  • it is possible to synthesize a HfS 2 structure on the surface of the 2D material i.e., passing a precursor (Hf:TDMAH+S) through the remote plasma vacuum system 103 , use O 2 to remove S atoms, and finally produce HfO 2 /MoS 2 .
  • the gas control system 101 the ultra-high vacuumed metal deposition system 102 and the remote plasma vacuum system 103 are interconnected. Each step such as removing an atomic layer or binding atoms can return to the gas control system 101 for check.
  • a scanning probe microscope (SPM) is used to investigate the mechanical properties of the surface of the 2D material.
  • Raman spectrometer or PL spectrometer is used to analyze differences between before and after the execution of atomic layer removal and bound chemical bonds. Further, a real time measurement of positive or negative of the film is performed in order to determine whether a metal layer or an oxidation layer is formed or not.
  • an optical emission spectroscopy is used to monitor whether a reaction of atomic layer epitaxy/atomic layer deposition (ALE/ALD) is finished or not. Times of beginning and ending of the reaction can be obtained by observing S time curve of ALE S spectrum. This can precisely control the reaction and does not damage the 2D material.
  • an annular dark-field scanning transmission electron microscopy is used to analyze lattices and compositions at the junctions.
  • the 2D material is, for example for the manufacture of semiconductor devices.
  • the 2D material is required to have acceptable energy gaps, high carrier mobility, high on-current, low energy consumption, high integration, and high reliability.
  • problems to be solved prior to mass production include controllability of large area synthesis, wafer level transfer, contact resistance, and reliability analysis of components.
  • the 2D materials are required to be compatible with current semiconductor manufacturing processes including extreme ultraviolet (EUV) radiation used in photolithography, patterns, metallic processes, and deposition and annealing of high-K materials.
  • EUV extreme ultraviolet
  • Factors including EUV photons used in photolithography capable of penetrating photoresist to damage the 2D material, and impact and reliability of electronic components made of conventional 2D material should be taken into consideration in the development of new 2D materials.
  • the invention provides an artificial 2D material having two heterogeneous junctions for electronic components. Further, the invention provides a method of manufacturing the artificial 2D material having two heterogeneous junctions in room temperature using remote plasma. The method is compatible with current semiconductor manufacturing processes. Thus, the method of the invention may use both photoresist and EUV radiation used in photolithography to form an artificial 2D material and both atomic layer removal and binding atoms can be performed on the artificial 2D material to obtain desired purposes.
  • FIG. 8 it is a longitudinal sectional view of an artificial 2D material 5 according to a fifth preferred embodiment of the invention.
  • the artificial 2D material 5 is manufactured according to the method illustrated in FIG. 6 and is implemented as a monolayer having a plurality of heterogeneous zones as detailed below.
  • the artificial 2D material 5 includes a middle atomic layer 51 , a lower atomic layer 52 and an upper atomic layer 53 .
  • the upper atomic layer 53 is a heterogeneous atomic layer.
  • FIG. 9 is a top plan view of the artificial 2D material 5 .
  • the upper atomic layer 53 includes two spaced heterogeneous zones 531 each implemented as a metal atomic layer or a layer formed of oxide and other chemical compounds (e.g., nitride).
  • a method of manufacturing the artificial 2D material 5 having a plurality of heterogeneous junctions comprises the steps of providing a 2D material having a layered structure.
  • the 2D material having the layered structure is a 2D TMD (e.g., MoS 2 ).
  • MoS 2 includes a middle atomic layer 51 , a lower atomic layer 52 and an upper atomic layer 53 in which the middle atomic layer 51 is made of, but not limited to Mo; the upper atomic layer 53 is made of, but not limited to sulfur (S); and the lower atomic layer 52 and the upper atomic layer 33 are disposed on lower and upper surfaces of the middle atomic layer 51 respectively.
  • the method of the invention removes portions of the upper atomic layer 33 using hydrogen plasma, and binding heterogeneous atoms by chemical bonding to form a monolayer having a plurality of heterogeneous zones.
  • the monolayer includes the upper atomic layer 53 and the heterogeneous zones 531 .
  • FIG. 9 it is a top plan view of the artificial 2D material 5 and as shown in FIG. 8 specifically, it is a sectional view taken along line A-A of FIG. 9 .
  • an artificial 2D material having heterogeneous zones is not limited to that shown in FIG. 8 ; and further, an artificial 2D material is not limited to have two heterogeneous zones 531 as shown in FIG. 8 or FIG. 9 .
  • An artificial 2D material having heterogeneous zones can be made depending on different manufacturing steps and different electronic components.
  • the embodiment is only exemplary.
  • An ordinary person skilled in the art can manufacture an artificial 2D material including a monolayer having a plurality of heterogeneous junctions using the method of the invention.
  • the produced artificial 2D material can be used to manufacture rectifiers, integrated circuits and semiconductor devices including FETs.
  • FIG. 10 it is a schematic longitudinal sectional view of an electronic component (e.g., FET) 310 according to a first configuration of the invention, the electronic component 310 incorporating the artificial 2D material (MoS 2 ) of the invention.
  • the artificial 2D material can be a different chemical compound in other embodiments.
  • the electronic component 310 includes a substrate 311 , an artificial 2D material layer 312 , a source 312 , a drain 314 and a gate 315 .
  • the artificial 2D material layer 312 includes a middle atomic layer 3121 , a lower atomic layer 3122 below the middle atomic layer 3121 , and an upper atomic layer 3123 on the middle atomic layer 3121 .
  • the upper atomic layer 3123 is heterogeneous and includes a first heterogeneous zone 31231 and a second heterogeneous zone 31232 spaced from the first heterogeneous zone 31231 .
  • the first and second heterogeneous zones 31231 , 31232 each implemented as a metal atomic layer.
  • the source 313 is provided on the second heterogeneous zone 31232 and the drain 314 is provided on the first heterogeneous zone 31231 respectively.
  • Each of the source 313 and the drain 314 are metallic electrodes.
  • the source 313 is electrically connected to the metal atomic layer of the second heterogeneous zone 31232 by means of metallic bonding and the drain 314 is electrically connected to the metal atomic layer of the first heterogeneous zone 31231 by means of metallic bonding respectively.
  • a method of manufacturing the electronic component 310 of FIG. 10 comprises the steps of depositing an insulating layer on the substrate 311 using chemical vapor deposition (CVD) or atomic layer deposition (ALD) wherein the insulating layer includes SiO 2 , Si 2 N 3 , Al 2 O 3 , Hf 2 O 3 and BN or CaF; form an artificial 2D material layer 312 as a semiconductor channel material, using first photolithography to create minutely patterned thin films of suitable materials over the artificial 2D material layer 312 ; using etching (e.g., plasma etching) to chemically remove layers from the surface of artificial 2D material layer 312 ; using second photolithography to create minutely patterned thin films (e.g., the source 313 and the drain 314 ) of suitable materials over the artificial 2D material layer 312 ; using photoresist to form a patterned coating on the surface of the artificial 2D material layer 312 wherein the second heterogeneous zone 31232 under the source 313 and the first heterogeneous zone
  • FIG. 11 it is a schematic longitudinal sectional view of an electronic component 320 according to a second configuration of the invention, the electronic component 320 incorporating the artificial 2D material of the invention.
  • the electronic component 320 is implemented as a back-gated FET in which a highly doped substrate 321 (e.g., P ++ or N ++ Si) is used as a fin.
  • a highly doped substrate 321 e.g., P ++ or N ++ Si
  • the method of manufacturing the electronic component 320 comprises the steps of depositing a gate insulating layer 3211 (e.g., Al 2 O 3 , SiO 2 , nitride, or fluoride (e.g., CaF); forming the artificial 2D material layer 322 including a middle atomic layer 3121 , a lower atomic layer 3222 below the middle atomic layer 3221 , and an upper atomic layer 3223 on the middle atomic layer 3221 .
  • the upper atomic layer 3223 is heterogeneous and includes a first heterogeneous zone 32231 and a second heterogeneous zone 32232 spaced from the first heterogeneous zone 32231 .
  • the first and second heterogeneous zones 32231 , 32232 each implemented as a metal atomic layer.
  • the source 323 is provided on the second heterogeneous zone 32232 and the drain 324 is provided on the first heterogeneous zone 32231 respectively.
  • Each of the source 323 and the drain 324 are metallic electrodes.
  • the source 323 is electrically connected to the metal atomic layer of the second heterogeneous zone 32232 by means of metallic bonding and the drain 324 is electrically connected to the metal atomic layer of the first heterogeneous zone 32231 by means of metallic bonding respectively.
  • the method of manufacturing the electronic component 320 further comprises the steps of using photolithography and deposition to form the channel on the gate insulating layer 3211 ; finally using hydrogen plasma to remove the upper metal layers, materials using ALE and then conjugation with metal both based on the source 323 and the drain 324 , thereby producing the electronic component 320 .
  • Above electronic components further comprise FinFET, gate-all-around FET (GAAFET), stacked nanosheet FET, and multi-bridge channel FET (MBCFET).
  • GAAFET gate-all-around FET
  • MBCFET multi-bridge channel FET
  • Above characteristics are related to selectively remove atomic layers from the source and the drain to decrease their contact resistance.
  • above method can be used to synthesize a gate insulating layer as a structure of next generational as GAAFET.
  • GAAFETs can inhibit leakage current and have better channel control. But the thin channel of GAAFET limits current density. Also, a vertical multi-channel limits height and causes interference with internal connection layers. Further, parasite capacitance adversely affects switching rate.
  • a stacked nanosheet FET is considered to be the optimum scheme for solve above problems.
  • a Si/SiGe super lattice is used to selectively remove SiGe from the stacked nanosheet FET to obtain a suspended nanoscale element of Si.
  • ALD is performed to deposit a dielectric layer and a gate metal layer.
  • both nanosheet and GAAFET require an atomic layer deposition to fill gaps in the suspended lower layer.
  • FIG. 12 it is a schematic longitudinal sectional view of an electronic component 330 according to a third configuration of the invention, the electronic component 330 incorporating the artificial 2D material of the invention.
  • the electronic component 330 includes a substrate 331 , a gate 336 provided on the substrate 331 , a plurality of (two are shown) spaced, staked artificial 2D material layers 332 in the gate 336 , and a plurality of (two are shown) gate insulating layers (e.g., oxide layers or layers made of an insulator material such as nitride or fluoride) 3321 in the gate 336 and each wrapped around the artificial 2D material layer 332 .
  • insulating layers e.g., oxide layers or layers made of an insulator material such as nitride or fluoride
  • a TMD is staked in MoS 2 /oxide/MoS 2 /oxide.
  • RIE reactive-ion etching
  • ALD atomic layer deposition
  • an optimum k value of 2D-TiO 2 is about equal to 125 and it is appropriate for semiconductor gate dielectric layer.
  • the gate insulating layer is a 2D layered oxide such as MoOx, HfO 2 or Ti 0.87 O 2 .
  • oxygen plasma e.g., monolayer ALO
  • O—Mo—S structure which may facilitate ALD to form a gate insulating layer.
  • the 2D layered material can be transferred to a next station for evaporating Ti.
  • the 2D material is transferred to the remote plasma vacuum system to subject to oxygen plasma and annealing.
  • TiOx is deposited on the surface of —Mo—S to form an insulator TiOx-Mo—S.
  • it is possible to synthesize a HfS 2 structure on the surface of the 2D material i.e., passing a precursor (Hf:TDMAH+S) through the remote plasma vacuum system, use O 2 to remove S atoms, and finally produce HfO 2 /MoS 2 .
  • the remote plasma vacuum system may use hydrogen plasma to remove S atoms from the surfaces of synthesized nitride (or other 2D chemical compound) and in turn transfer the synthesized nitride (or other 2D chemical compound) to the gas control system to be processed by inert gas under a constant pressure.
  • the solution precursor is used to bind the synthesized nitride (or other 2D chemical compound) with chemical bonding. This process is a wet process and can adhere precursors including N, C and p atoms to the synthesized nitride (or other 2D chemical compound) by immersing.
  • the manufacturing of the 2D insulating layer can be applied to the manufacturing of insulating layers of the above electronic components such as the gate insulating layer 3151 of FIG. 10 , the gate insulating layer 3221 of FIG. 11 and the gate insulating layer 3321 of FIG. 12 .
  • the synthesis can be achieved using the interconnected systems of FIG. 5 .
  • Load lock chambers and vacuum valves are used by the systems for transferring materials among them in a closed environment.
  • the remote plasma vacuum system includes a chamber having a low damage to remote plasma which is one of H, Ar, O and N plasmas by switching.
  • the systems thus carry out processes such as ALE and atomic layer oxidation (ALO).
  • the gas control system is implemented as chamber containing inert gas under a constant pressure so that a number of precursor processes including wet type adhering and binding with chemical bonding.
  • the electronic beam evaporation system is implemented as an ultra-high vacuumed chamber and is capable of precisely depositing different metal atoms.
  • FIG. 13 it plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with or without treatment as comparison.
  • Source and drain contact is processed at the same channel material. It is found that the electronic component's performance in electronic properties is greatly increased. Carrier mobility of the electronic component is 3.5 times greater than that of a sample which is not processed at its interface. Both on-current and on-off ratio of the electronic component are increased about 7 times. It is concluded that a metallized 2D material has improved carrier injection conjunctions and greatly increased performance.
  • FIG. 14 in part (a) it plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention without plasma treatment; and in part (b) it plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with plasma treatment.
  • the electronic component is implemented as Ti—Mo—S semiconductor device. As shown in part (a), the Ti—Mo—S semiconductor device has not been treated by plasma and has been processed by 150° C. annealing, and has decreased contact resistance. But it is not reliable. Further, other electrical properties including low on-off ratio, low carrier mobility and high subthreshold swing are not desired.
  • the Ti—Mo—S semiconductor device has been treated by plasma and has been processed by 150° C. annealing, and has decreased contact resistance. Also, it is reliable. Further, other electrical properties including high on-off ratio, high carrier mobility and low subthreshold swing are desired. It is noted that the annealing temperature is between 50-900° C. and preferably, between 50-300° C.
  • the artificial 2D material having a plurality of heterogeneous junctions of the invention has the following advantages and benefits in comparison with TMDs of the conventional art: Improved performance, higher controllability of electronic components, lower contact resistance, lower energy consumption, higher efficiency and higher integration.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Analytical Chemistry (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nanotechnology (AREA)
  • Materials Engineering (AREA)
  • Materials For Medical Uses (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Physical Vapour Deposition (AREA)
  • Physical Or Chemical Processes And Apparatus (AREA)
  • Prostheses (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Ceramic Capacitors (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Analysing Materials By The Use Of Radiation (AREA)

Abstract

An artificial two-dimensional (2D) material includes a layered atomic structure including a middle atomic layer, a lower atomic layer, and an upper atomic layer. The lower and upper atomic layers are disposed on lower and upper surfaces of the middle atomic layer respectively. The middle atomic layer is a 2D planar atomic structure formed of a transition metal. The lower and upper atomic layers are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the layered atomic structure are bound by chemical bonding.

Description

    BACKGROUND OF THE INVENTION 1. Technical Field
  • The technical field relates to artificial two-dimensional (2D) materials, and more particularly relates to an artificial 2D material having a plurality of heterogeneous junctions and a method of manufacturing same.
    • 2. Description of Related Art
  • Electronic components are typically Si based electronic components. However, sizes of the electronic components are decreased gradually due to scaling down. It is estimated that miniaturization of the electronic components may reach its limit in a near future. Further, heat dissipation, leakage current, noise and interference are issued to be addressed due to the miniaturization of the electronic components. For solving the issues, a new material or element structure is required and it is supposed to deal with, particularly miniaturization processes, gate control of semiconductor, and conductive properties of semiconductor including movement of carriers in semiconductors. It is known that graphene having zero band gap used in electronic components has drawbacks particularly in logic circuits. 2D materials such as transition metal dichalcogenides (TMDs) including molybdenum disulfide (MoS2), tungsten disulfide (WS2), tungsten diselenide (WSe2), and indium (II) selenide (InSe) have excellent electrical properties and different energy gaps and thus have a great potential to become a next generation semiconductor material. In detail, TMDs have excellent thermal conduction, electronic, optical and mechanical properties similar to that of grapheme. Further, TMDs have an energy gap not possessed by graphene. It is widely believed that TMDs will become a candidate material for 3 nm process in semiconductor manufacturing.
  • It is understood that such 2D materials for manufacturing semiconductors should have acceptable energy gaps, high carrier mobility, high on-current current ratio, low energy consumption, high integration, and high reliability. Thus, there are many problems to be solved prior to mass production. These problems include controllability of large area synthesis, wafer level transfer, contact resistance, and reliability analysis of components. Particularly, the 2D materials are required to be compatible with current semiconductor manufacturing processes including extreme ultraviolet (EUV) radiation used in photolithography, patterns, metallic processes, and deposition and annealing of high-K materials. Factors including EUV photons used in photolithography capable of penetrating photoresist to damage the 2D material, and impact and reliability of electronic components made of conventional 2D material should be taken into consideration in the development of new 2D materials.
    • SUMMARY OF THE INVENTION
  • The disclosure is directed to an artificial 2D material having excellent physical and chemical properties for manufacturing semiconductors in order to eliminate drawbacks including those associated with the conventional art. The disclosure is further directed to a method of manufacturing an artificial 2D material by utilizing a novel 2D material synthesis platform and a precise control of atom layers removal.
  • It is therefore one object of the invention to provide an artificial two-dimensional material, comprising a layered atomic structure including a middle atomic layer, a lower atomic layer, and an upper atomic layer; wherein the lower and upper atomic layers are disposed on lower and upper surfaces of the middle atomic layer respectively; the middle atomic layer is a 2D planar atomic structure formed of a transition metal; the lower and upper atomic layers are a 2D planar atomic structure formed of heterogeneous atoms; and atoms of the layered atomic structure are bound by chemical bonding.
  • In one of the exemplary embodiments, the transition metal is selected from the group consisting of tungsten (W), molybdenum (Mo), titanium (Ti), platinum (Pt), indium (In), tin (Sn), niobium (Nb), and tantalum (Ta).
  • In one of the exemplary embodiments, the lower atomic layer is formed of sulfur, selenium, or tellurium.
  • In one of the exemplary embodiments, the upper atomic layer includes a plurality of metal atoms.
  • In one of the exemplary embodiments, the metal of the upper atomic layer is selected from the group consisting of nickel, tungsten, copper, titanium, palladium, bismuth, antimony, and platinum.
  • In one of the exemplary embodiments, further comprises an outer atomic layer disposed on the upper atomic layer, the outer atomic layer being bound by metallic bonding and the outer atomic layer including a plurality of metal atoms.
  • In one of the exemplary embodiments, the metal of the outer atomic layer is selected from the group consisting of cobalt, nickel, tungsten, copper, titanium, palladium, bismuth, antimony, gold, and platinum.
  • In one of the exemplary embodiments, the chemical element of the outer atomic layer is selected from the group consisting of carbon, oxygen, nitrogen, fluorine, chlorine, and phosphorus.
  • In one of the exemplary embodiments, further comprises an outer atomic layer disposed on the upper atomic layer, the outer atomic layer including a plurality of metal atoms.
  • In one of the exemplary embodiments, the metal of the outer atomic layer is selected from the group consisting of cobalt, nickel, tungsten, copper, titanium, palladium, bismuth, antimony, gold, and platinum.
  • In one of the exemplary embodiments, the artificial 2D material does not belong to the metallic properties (1T phase phase).
  • The above and other objects, features and advantages of the invention will become apparent from the following detailed description taken with the accompanying drawings.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a longitudinal sectional view of an artificial 2D material according to a first preferred embodiment of the invention;
  • FIG. 2 is a longitudinal sectional view of an artificial 2D material according to a second preferred embodiment of the invention;
  • FIG. 3 is a longitudinal sectional view of an artificial 2D material according to a third preferred embodiment of the invention;
  • FIG. 4 is a longitudinal sectional view of an artificial 2D material according to a fourth preferred embodiment of the invention;
  • FIG. 5 is a block diagram of a synthesis platform for the artificial 2D material;
  • FIG. 6 is a flow chart of a method of manufacturing an artificial 2D material according to the invention using the synthesis platform, the artificial 2D material being that described in the first, second, third and fourth preferred embodiments;
  • FIG. 7 plots Raman shift versus intensity for the artificial 2D material using hydrogen plasma and not using hydrogen plasma according to the invention;
  • FIG. 8 is a longitudinal sectional view of the artificial 2D material of the invention showing a monolayer having a plurality of heterogeneous junctions;
  • FIG. 9 is a top plan view of FIG. 8 ;
  • FIG. 10 is a schematic longitudinal sectional view of an electronic component (e.g., field-effect transistor (FET)) according to a first configuration of the invention, the electronic component incorporating the artificial 2D material of the invention;
  • FIG. 11 is a schematic longitudinal sectional view of an electronic component (e.g., back-gated FET) according to a second configuration of the invention, the electronic component incorporating the artificial 2D material of the invention;
  • FIG. 12 is a schematic longitudinal sectional view of an electronic component according to a third configuration of the invention, the electronic component incorporating the artificial 2D material of the invention;
  • FIG. 13 plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with or without treatment as comparison; and
  • FIG. 14 in part (a) plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention without plasma treatment; and in part (b) plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with plasma treatment.
    •  DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the invention will now be described, by way of example only, with reference to the accompanying drawings.
  • In the invention, each layer of a layered atomic structure is a 2D planar atomic layer and is schematically shown in the drawings. Each layer has a thickness but the invention is not limited to such. The atomic layer of the 2D plane means a monolayer. In the invention, upper, lower, first, second and third are used to show relative locations of different elements and are for ease of illustration. The invention does not aim to limit the elements to such locations.
  • In a first preferred embodiment of the invention, an artificial 2D material having two heterogeneous junctions is described. Synthesis platform is used to break two homogeneous surfaces (i.e., MXX in which M is transition metal and X means sulfide) of a TMD and form two heterogeneous surfaces (i.e., MXY in which M is transition metal, X means a first chalcogen element and Y means a second chalcogen element different from the first one) of the TMD. Physical and chemical properties of the artificial 2D material having two heterogeneous junctions are more advantageous than that of the artificial 2D material having two homogeneous junctions of the conventional art. These properties include increased energy gap controllability in comparison with the conventional TMDs and increased conduction capability in comparison with the conventional 2D material having two homogeneous junctions.
  • Referring to FIG. 1 , an artificial 2D material 1 in accordance with a first preferred embodiment of the invention comprises a layered atomic structure 10 including a middle atomic layer 11, a lower atomic layer 12 and an upper atomic layer 13 in which the lower atomic layer 12 and the upper atomic layer 13 are disposed on lower and upper surfaces of the middle atomic layer 11 respectively; the middle atomic layer 11 is a 2D planar atomic structure formed of a transition metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), hafnium (Hf), platinum (Pt), tantalum (Ta), tungsten (W), and rhenium (Re); and the lower atomic layer 12 and the upper atomic layer 13 are formed of sulfur, selenium, or tellurium. In the embodiment, the artificial 2D material 1 is a 2D crystalline material. The lower atomic layer 12 and the upper atomic layer 13 are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the layered atomic structure 10 are bound by chemical bonding.
  • A Schottky barrier is a potential energy barrier for electrons formed at a metal-semiconductor junction. Schottky barriers have rectifying characteristics, suitable for use as a diode. The Schottky barrier is fixed relative to the metal's Fermi level. A phenomenon referred to as “Fermi level pinning” caused some point of the band gap, at which finite DOS exists, to be locked (pinned) to the Fermi level. These factors affect electrical impedance. Electrical impedance is an issue to be addressed in electronic components formed of 2D material. It is desired to decrease electrical impedance between channels and electrodes of a semiconductor formed of 2D material to a value less than 100 μΩ.
  • Referring to FIG. 2 , an artificial 2D material 2 in accordance with a second preferred embodiment of the invention is shown. The characteristics of the second preferred embodiment are substantially the same as that of the first preferred embodiment except the following: the artificial 2D material 2 comprises a layered atomic structure 20 including a middle atomic layer 21, a lower atomic layer 22 and an upper atomic layer 23 in which the lower atomic layer 22 and the upper atomic layer 23 are disposed on lower and upper surfaces of the middle atomic layer 21 respectively; the middle atomic layer 21 is a 2D planar atomic structure formed of a transition metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), hafnium (Hf), platinum (Pt), tantalum (Ta), tungsten (W), and Rhenium (Re); and the lower atomic layer 22 and the upper atomic layer 23 are formed of sulfur, selenium, or tellurium. In the embodiment, the artificial 2D material 2 is a 2D crystalline material. The lower atomic layer 22 and the upper atomic layer 23 are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the middle atomic layer 21 and the upper atomic layer 23 are bound by metallic bonding. As a result, an artificial 2D alloy material having a first metal-transition metal-sulfur junction structure, i.e., two heterogeneous junctions are formed.
  • In the embodiment, the artificial 2D alloy material having two heterogeneous junctions is formed by synthesis. In detail, metals are introduced into the artificial 2D material to change its junctions of sulfide-transition metal-sulfide to junctions of transition metal(M)-sulfide(X)-metal(Z) (MXZ) by synthesis. As a result, an artificial 2D alloy material is formed. The artificial 2D alloy material has advantages including improved electrical characteristics, improved energy gap adjustment, and lower contact resistance in comparison with the conventional artificial 2D material having junctions of sulfide-transition metal-sulfide.
  • Referring to FIG. 3 , an artificial 2D material 3 in accordance with a third preferred embodiment of the invention is shown. The third preferred embodiment aims to meet the demands of more 2D material applications and advanced semiconductor manufacturing processes including depositing metal layer. The characteristics of the third preferred embodiment are substantially the same as that of the second preferred embodiment except the following: the artificial 2D material 3 comprises a layered atomic structure 30 including a middle atomic layer 31, a lower atomic layer 32, an upper atomic layer 33 and an outer atomic layer 34 on the upper atomic layer 33 in which the lower atomic layer 32 and the upper atomic layer 33 are disposed on lower and upper surfaces of the middle atomic layer 31 respectively; the middle atomic layer 31 is a 2D planar atomic structure formed of a transition metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), hafnium (Hf), platinum (Pt), tantalum (Ta), tungsten (W), and Rhenium (Re); the lower atomic layer 32 is formed of sulfur, selenium, or tellurium; the upper atomic layer 33 is a first metal layer formed of a metal selected from the group consisting of nickel (Ni), tungsten (W), copper (Cu), bismuth (Bi), titanium (Ti) and platinum (Pt); and the outer atomic layer 34 is a second metal layer formed of a metal selected from the group consisting of cobalt (Co), nickel (Ni), tungsten (W), copper (Cu), bismuth (Bi), titanium (Ti), antimony (Sb), gold (Au) and platinum (Pt).
  • In the embodiment, the artificial 2D material 3 is a 2D crystalline material. The lower atomic layer 32 and the upper atomic layer 33 are a 2D planar atomic structure formed of heterogeneous atoms. Atoms of the middle atomic layer 31 and the upper atomic layer 33 are bound by metallic bonding. As a result, an artificial 2D alloy material having a second metal (or first metal)-transition metal-sulfur junction structure, i.e., two different junctions is formed.
  • Referring to FIG. 4 , an artificial 2D material 4 in accordance with a fourth preferred embodiment of the invention is shown. The characteristics of the fourth preferred embodiment are substantially the same as that of the first preferred embodiment except the following: the artificial 2D material 4 comprises a layered atomic structure 40 including a middle atomic layer 41, a lower atomic layer 42, and an upper atomic layer 43 in which the upper atomic layer 43 is formed of oxygen (O), phosphor (P), nitrogen (N), chlorine (Cl), carbon (C), or fluorine (F). In the embodiment, the artificial 2D material is al 2D compound material. Taking oxygen atoms as an example, an artificial 2D compound material having an oxygen-transition metal-sulfur junction structure, i.e., two heterogeneous junctions is formed.
  • As described above, an artificial 2D material having two a plurality of heterogeneous junctions is formed. It is understood that a method of manufacturing the artificial 2D material having two heterogeneous or homogenous junctions can be implemented depending on applications. In the above embodiments, the artificial 2D material has three or four atomic layers. It is understood that the artificial 2D material of the invention is not limited to have three or four layers. The method of the invention can manufacture an artificial 2D material having more atomic layers depending on applications.
  • Conventionally, semiconductor material field employs various synthesis technologies to change size and phase, eliminate deficiencies, introduce impurities (“doping”) into the crystal structure, and use high entropy alloys so that semiconductor material can have more advantageous features and ubiquitous properties which are useful in energy, optoelectronics, etc. However, conventional technologies cannot precisely control synthesis in atoms. Regarding synthesis of semiconductor material, it is understood that removal of atomic layers of a 2D material may generate unsaturated compounds which will be oxidized when exposed to the atmosphere in the process of depositing metal. Further, precursors of non-metal atomic bonds and electrical measurements are adversely affected by moisture. Therefore, atomic scale bonding and control are required in vacuum or a specific environment of, for example inert gas.
  • The invention provides an atomic scale synthesis platform for semiconductor material. The synthesis platform is precisely control to produce a novel material which is very useful for material science including development of new materials.
  • Referring to FIG. 5 , it is a block diagram of a synthesis platform 100 for the artificial 2D material of the invention. The synthesis platform 100 includes a gas control system 101, an ultra-high vacuumed metal deposition system 102 and a remote plasma vacuum system 103 connected together. The artificial 2D material can be transferred among the three systems to achieve the purposes of removing atomic layers of the artificial 2D material and binding heterogeneous atoms. The ultra-high vacuumed metal deposition system 102 includes a metal deposition system such as thermal evaporation deposition system, electron beam evaporation system, or plasma sputtering system. The ultra-high vacuumed metal deposition system 102 can form a 2D metal atomic layer deposition. Further, the ultra-high vacuumed metal deposition system 102 has a stage for supporting the artificial 2D material, the stage is a cooling platform kept at a temperature less than −195.79° C. Preferably, the temperature is between room temperature and −269° C. The purpose of keeping the cooling platform is to prevent the energy of metal atoms evaporated by the thermal evaporation deposition system from transferring to surfaces of a 2D material. Otherwise, atomic defects may be generated on the 2D material. In short, the cooling platform aims to decrease probability of such damage. Moreover, temperature of the cooling platform can be increased to, for example a maximum of 250° C. and a rotational speed of 2 to 40 rpm. The ultra-high vacuumed metal deposition system 102 can deposit all required metallic films which can be of alloy or a single metal selected from the group consisting of titanium (Ti), vanadium (V), chromium (Cr), manganese (Mn), iron (Fe), cobalt (Co), nickel (Ni), copper (Cu), tin (Sn), zinc (Zn), zirconium (Zr), niobium (Nb), molybdenum (Mo), cadmium (Cd), gold (Au), platinum (Pt), hafnium (Hf), tantalum (Ta), bismuth (Bi), tungsten (W), rhenium (Re) and antimony (Sb). The ultra-high vacuumed metal deposition system 102 operates at an atmospheric pressure of 10−2-10−10 Torr (i.e., high quality vacuum). Therefore, metal oxidation is avoided and the metal deposition rate is between 0.01 Å/second and 1 Å/second.
  • The remote plasma vacuum system 103 is capable of introducing a number of plasmas including hydrogen (H), oxygen (O) and nitrogen (N)-based radicals for reaction. The remote plasma vacuum system 130 includes a remote chamber and a reaction chamber (both no shown). Precursor is ionized in the remote chamber prior to entering the reaction chamber having required samples (e.g., MoS2 or other 2D materials) stored therein. The reaction chamber is spaced apart from the remote chamber and has a shield for the protection of the artificial 2D material impinged by plasmas. The remote plasma vacuum system 103 is capable of performing annealing at various temperature. In detail, after plasma has been used, an annealing is performed by the remote plasma vacuum system 103 (or the remote plasma vacuum system 103 increases temperature to 100-1000° C.) to repair defected lattices.
  • The gas control system 101 includes a chamber kept at a constant pressure and filled with inert gas (e.g., N2, Ar, etc.). Within the chamber, there are also provided with a plurality of devices for manufacturing processes. The devices include heater, ovens, containers for chemical solution, etc. The precursor can be processed in the chamber. In detail, after an upper atomic layer of a 2D material has been removed, the gas control system 101 executes chemical processes including immerging, spraying and scrubbing to improve chemical properties of the 2D material. As such, the precursor can be adhered to the 2D material. The heaters or ovens are used to remove unnecessary solvent or atoms. As a result, metal atoms are bound or atoms of a compound of C, N, O and F are bound.
  • Referring to FIG. 6 it is a flow chart of a method of manufacturing an artificial 2D material according to the invention using the synthesis platform 100, the artificial 2D material being that described in the first, second, third and fourth preferred embodiments. The method comprises the steps of S1 providing a 2D material having a layered atomic structure wherein the 2D material is selected from the group consisting of boron nitride (h-BN), silicone, germanene, stanene, phosphorene, and one of transition metal dichalcogenides (TMDs) including molybdenum disulfide (MoS2), tungsten disulfide (WS2), tungsten diselenide (WSe2), and indium(II) selenide (InSe); S2 placing the 2D material in an vacuum; S3 removing an atomic layer on one surface of the 2D material to expose unsaturated compounds by means of plasma (e.g., argon plasma or hydrogen plasma); S4 introducing heterogeneous atoms into the vacuum wherein the heterogeneous atoms are different from atoms on the other surface of the 2D material; and S5 binding the heterogeneous atoms with the unsaturated compounds to form an artificial 2D material having two heterogeneous junctions.
  • Referring to FIGS. 5 and 6 again, a description of combining the synthesis platform 100 with the method of manufacturing an artificial 2D material according to the invention is as below. In the embodiment, a 2D transition metal dichalcogenide is used to manufacture a 2D alloy. It is understood that it is possible to manufacture an artificial 2D material having two heterogeneous junctions by means of a 2D material having a different layered atomic structure in other embodiments. In the embodiment, the method comprises the steps of providing a 2D-layered transition metal dichalcogenide(2D TMD) having a layered atomic structure; placing the 2D TMD in an vacuumed atmosphere generated by the remote plasma vacuum system 103; removing an S or Se atomic layer on one surface of the 2D TMD to expose unsaturated compounds by means of hydrogen plasma wherein power is 20-200 W, hydrogen or a mixture thereof flows at a rate of 5-30 sccm, and a pressure is 5-800 mTorr; conveying the 2D TMD to the ultra-high vacuumed metal deposition system 102; introducing heterogeneous atoms into the vacuum wherein the heterogeneous atoms are different from atoms on the other surface of the transition metal layer; and binding the heterogeneous atoms with the unsaturated compounds to form an artificial 2D material having two heterogeneous junctions. It is understood that above method is exemplary example and is not to limit the scope of the invention. The 2D material is configured to transfer among the three systems to achieve the purposes of atomic layer removal and binding the heterogeneous atoms with the unsaturated compounds. It is also understood that parameters are different in different materials and different manufacturing processes.
  • The step of removing atomic layers of the method of manufacturing an artificial 2D material of the invention can be implemented by means of argon plasma or hydrogen plasma.
  • Referring to FIG. 7 , it plots Raman shift versus intensity for the artificial 2D material using hydrogen plasma and not using hydrogen plasma according to the invention in which a Raman spectrum is used to prove junctions of the monolayer have been changed to the desired heterogeneous junctions due to chemical bonding. As shown, there are MoS2 peaks in the range of 350 to 450 Raman shifts when hydrogen plasma is not used. The peaks are decreased or disappeared in other Raman shifts due to chemical properties changes at the junctions. This proves that the homogeneous junctions of MoS2 no more exist after hydrogen plasma has been used. Instead, Mo—Ti junction of MoS2 is formed. As a result, Raman vibration mode is changed. Further, it proves that improvements of junction of source and drain of FET can be obtained other than by etching or removing impurities.
  • As shown in FIG. 7 specifically, hydrogen plasma is used to remove an atomic layer on one surface of the 2D material. After the removal, it is found that in the Raman spectrum there is no J1 peak which is used to determine whether there is a phase change in MoS2. If yes, it means the phase has changed to 1T phase. MoS2 has 2H and 1T phases in which 2H phase is semiconductor based and 1T is metallic. The peak is used to determine whether phase of MoS2 has changed to 1T phase. Further, it proves that after the processing, the conventional argon plasma leads to change of 2H to 1T. In brief, using hydrogen plasma to in the manufacturing of the artificial 2D material of the invention can produce an artificial 2D material having semiconductor properties different from that produced by the conventional manufacturing process.
  • Moreover, it is found that contact resistance of source/drain of FET is greatly decreased in a metal contact by using argon plasma to change phase to 1T phase. This is because 1T phase is metallic. It should be understood that this structure is S atoms-Mo atoms-S atoms and is not related to the invention which involves removing a layer of S atoms from a monolayer using hydrogen plasma. Further, the bond of Mo atoms and S atoms is broken. It is possible to selectively remove S atoms from the upper atomic layer to obtain an atomic structure of —Mo—S. Also, the junction of Mo and S atoms of the lower layer is not damaged. The non-destruction technique of the invention is critical and contributes the metal contact of the interface. It can decrease contact resistance and improve semiconductor's performance by not causing destruction or phase change.
  • In the third embodiment of the invention, a method of manufacturing an artificial 2D material comprises she steps of providing transition metal MoS2; removing an atomic layer of S atoms on one surface of the 2D material to expose unsaturated compounds of —Mo—S by means of hydrogen plasma; placing the 2D material having the unsaturated compounds of —Mo—S in the gas control system 101; immersing a precursor (e.g., PtCl2) in the gas control system 101 so that the unsaturated compounds of —Mo—S may bind Pt atoms; drying contents in the gas control system 101; conveying the dried content in the gas control system 101 to the remote plasma vacuum system 103; annealing the content in the remote plasma vacuum system 103 at a temperature of 50-600° C. using H2 (or Ar); removing remaining Cl so that defects can be eliminated to manufacture a crystalline 2D material (Pt—Mo—S). In the third embodiment, the produced 2D material is further conveyed to the ultra-high vacuumed metal deposition system 102 to evaporating other metal atoms such as Co/Pt—Mo—S and Cu/Pt—Mo—S atoms. It is understood that above principles can be applied to cause Cu/W—Mo—S and W/Cu—Mo—S atoms to deposit a metal layer in contact. The 2D material is capable of transferring among three systems to achieve above purposes of removing atomic layers of the artificial 2D material and binding heterogeneous atoms so as to apply to both different materials and different manufacturing processes which require different parameters. It is understood that above description is exemplary and the invention is not limited by it. Any 2D material including alloy material can be used to manufacture an artificial 2D material having heterogeneous junctions and they are within the scope of the invention.
  • In the third embodiment of the invention, a 2D layered material is provided to manufacture MoOx, HfO2 or Ti0.87O2 which is adapted to apply to gate insulating layer. Likewise, after an atomic layer of S atoms has been removed using hydrogen plasma, oxygen plasma (e.g., monolayer ALO) can be used to oxidize the 2D layered material to form an O—Mo—S structure which may facilitate ALD to form a gate insulating layer. Alternatively, after the atomic layer of S atoms has been removed, the 2D layered material can be transferred to a next station for evaporating Ti. Next, the 2D material is transferred to a next station to subject to oxygen plasma and annealing. As a result, TiOx is deposited on the surface of —Mo—S to form an insulator TiOx-Mo—S. In another aspect, it is possible to synthesize a HfS2 structure on the surface of the 2D material, i.e., passing a precursor (Hf:TDMAH+S) through the remote plasma vacuum system 103, use O2 to remove S atoms, and finally produce HfO2/MoS2.
  • In above method of manufacturing the artificial 2D material, the gas control system 101, the ultra-high vacuumed metal deposition system 102 and the remote plasma vacuum system 103 are interconnected. Each step such as removing an atomic layer or binding atoms can return to the gas control system 101 for check. A scanning probe microscope (SPM) is used to investigate the mechanical properties of the surface of the 2D material. Alternatively, Raman spectrometer or PL spectrometer is used to analyze differences between before and after the execution of atomic layer removal and bound chemical bonds. Further, a real time measurement of positive or negative of the film is performed in order to determine whether a metal layer or an oxidation layer is formed or not. Furthermore, an optical emission spectroscopy is used to monitor whether a reaction of atomic layer epitaxy/atomic layer deposition (ALE/ALD) is finished or not. Times of beginning and ending of the reaction can be obtained by observing S time curve of ALE S spectrum. This can precisely control the reaction and does not damage the 2D material. Finally, an annular dark-field scanning transmission electron microscopy (ADF-STEM) is used to analyze lattices and compositions at the junctions.
  • Regarding applications in electronic components, the 2D material is, for example for the manufacture of semiconductor devices. Thus, the 2D material is required to have acceptable energy gaps, high carrier mobility, high on-current, low energy consumption, high integration, and high reliability. Thus, there are many problems to be solved prior to mass production. These problems include controllability of large area synthesis, wafer level transfer, contact resistance, and reliability analysis of components. Particularly, the 2D materials are required to be compatible with current semiconductor manufacturing processes including extreme ultraviolet (EUV) radiation used in photolithography, patterns, metallic processes, and deposition and annealing of high-K materials. Factors including EUV photons used in photolithography capable of penetrating photoresist to damage the 2D material, and impact and reliability of electronic components made of conventional 2D material should be taken into consideration in the development of new 2D materials.
  • The invention provides an artificial 2D material having two heterogeneous junctions for electronic components. Further, the invention provides a method of manufacturing the artificial 2D material having two heterogeneous junctions in room temperature using remote plasma. The method is compatible with current semiconductor manufacturing processes. Thus, the method of the invention may use both photoresist and EUV radiation used in photolithography to form an artificial 2D material and both atomic layer removal and binding atoms can be performed on the artificial 2D material to obtain desired purposes.
  • Referring to FIG. 8 , it is a longitudinal sectional view of an artificial 2D material 5 according to a fifth preferred embodiment of the invention. The artificial 2D material 5 is manufactured according to the method illustrated in FIG. 6 and is implemented as a monolayer having a plurality of heterogeneous zones as detailed below. The artificial 2D material 5 includes a middle atomic layer 51, a lower atomic layer 52 and an upper atomic layer 53. In the embodiment, the upper atomic layer 53 is a heterogeneous atomic layer.
  • Referring to FIG. 9 in conjunction with FIG. 8 in which FIG. 9 is a top plan view of the artificial 2D material 5. The upper atomic layer 53 includes two spaced heterogeneous zones 531 each implemented as a metal atomic layer or a layer formed of oxide and other chemical compounds (e.g., nitride). A method of manufacturing the artificial 2D material 5 having a plurality of heterogeneous junctions comprises the steps of providing a 2D material having a layered structure. In the embodiment, the 2D material having the layered structure is a 2D TMD (e.g., MoS2). MoS2 includes a middle atomic layer 51, a lower atomic layer 52 and an upper atomic layer 53 in which the middle atomic layer 51 is made of, but not limited to Mo; the upper atomic layer 53 is made of, but not limited to sulfur (S); and the lower atomic layer 52 and the upper atomic layer 33 are disposed on lower and upper surfaces of the middle atomic layer 51 respectively. The method of the invention removes portions of the upper atomic layer 33 using hydrogen plasma, and binding heterogeneous atoms by chemical bonding to form a monolayer having a plurality of heterogeneous zones. The monolayer includes the upper atomic layer 53 and the heterogeneous zones 531.
  • As shown in FIG. 9 specifically, it is a top plan view of the artificial 2D material 5 and as shown in FIG. 8 specifically, it is a sectional view taken along line A-A of FIG. 9 . It is understood that an artificial 2D material having heterogeneous zones is not limited to that shown in FIG. 8 ; and further, an artificial 2D material is not limited to have two heterogeneous zones 531 as shown in FIG. 8 or FIG. 9 . An artificial 2D material having heterogeneous zones can be made depending on different manufacturing steps and different electronic components. The embodiment is only exemplary. An ordinary person skilled in the art can manufacture an artificial 2D material including a monolayer having a plurality of heterogeneous junctions using the method of the invention. The produced artificial 2D material can be used to manufacture rectifiers, integrated circuits and semiconductor devices including FETs.
  • Referring to FIG. 10 , it is a schematic longitudinal sectional view of an electronic component (e.g., FET) 310 according to a first configuration of the invention, the electronic component 310 incorporating the artificial 2D material (MoS2) of the invention. It is noted that the artificial 2D material can be a different chemical compound in other embodiments. In the embodiment, the electronic component 310 includes a substrate 311, an artificial 2D material layer 312, a source 312, a drain 314 and a gate 315. The artificial 2D material layer 312 includes a middle atomic layer 3121, a lower atomic layer 3122 below the middle atomic layer 3121, and an upper atomic layer 3123 on the middle atomic layer 3121. The upper atomic layer 3123 is heterogeneous and includes a first heterogeneous zone 31231 and a second heterogeneous zone 31232 spaced from the first heterogeneous zone 31231. In the embodiment, the first and second heterogeneous zones 31231, 31232 each implemented as a metal atomic layer. The source 313 is provided on the second heterogeneous zone 31232 and the drain 314 is provided on the first heterogeneous zone 31231 respectively. Each of the source 313 and the drain 314 are metallic electrodes. Thus, the source 313 is electrically connected to the metal atomic layer of the second heterogeneous zone 31232 by means of metallic bonding and the drain 314 is electrically connected to the metal atomic layer of the first heterogeneous zone 31231 by means of metallic bonding respectively.
  • A method of manufacturing the electronic component 310 of FIG. 10 comprises the steps of depositing an insulating layer on the substrate 311 using chemical vapor deposition (CVD) or atomic layer deposition (ALD) wherein the insulating layer includes SiO2, Si2N3, Al2O3, Hf2O3 and BN or CaF; form an artificial 2D material layer 312 as a semiconductor channel material, using first photolithography to create minutely patterned thin films of suitable materials over the artificial 2D material layer 312; using etching (e.g., plasma etching) to chemically remove layers from the surface of artificial 2D material layer 312; using second photolithography to create minutely patterned thin films (e.g., the source 313 and the drain 314) of suitable materials over the artificial 2D material layer 312; using photoresist to form a patterned coating on the surface of the artificial 2D material layer 312 wherein the second heterogeneous zone 31232 under the source 313 and the first heterogeneous zone 31231 under the drain 314 are exposed respectively; using hydrogen plasma to remove atomic layers so as to form an Mo-S structure; metalizing wherein electronic beam evaporation is performed on the above metals so as to deposit a metal atomic layer on each of the first heterogeneous zone 31231 and the second heterogeneous zone 31232, thereby forming an M-Mo—S 2D alloy material layer thereon; forming the source 313 and the drain 314 on the n M-Mo—S 2D alloy material layer; forming a gate insulating layer 3151 including SiO2, Al2O3, Hf2O3, and BN or CaF on the artificial 2D material layer 312; and finally using photolithography and deposition to form the gate 315 on the gate insulating layer 3151, thereby producing the electronic component 310.
  • Moreover, the same method steps can be arranged different in other embodiments as described in detailed below.
  • Referring to FIG. 11 , it is a schematic longitudinal sectional view of an electronic component 320 according to a second configuration of the invention, the electronic component 320 incorporating the artificial 2D material of the invention. The electronic component 320 is implemented as a back-gated FET in which a highly doped substrate 321 (e.g., P++ or N++Si) is used as a fin. The method of manufacturing the electronic component 320 comprises the steps of depositing a gate insulating layer 3211 (e.g., Al2O3, SiO2, nitride, or fluoride (e.g., CaF); forming the artificial 2D material layer 322 including a middle atomic layer 3121, a lower atomic layer 3222 below the middle atomic layer 3221, and an upper atomic layer 3223 on the middle atomic layer 3221. The upper atomic layer 3223 is heterogeneous and includes a first heterogeneous zone 32231 and a second heterogeneous zone 32232 spaced from the first heterogeneous zone 32231. In the embodiment, the first and second heterogeneous zones 32231, 32232 each implemented as a metal atomic layer. The source 323 is provided on the second heterogeneous zone 32232 and the drain 324 is provided on the first heterogeneous zone 32231 respectively. Each of the source 323 and the drain 324 are metallic electrodes. Thus, the source 323 is electrically connected to the metal atomic layer of the second heterogeneous zone 32232 by means of metallic bonding and the drain 324 is electrically connected to the metal atomic layer of the first heterogeneous zone 32231 by means of metallic bonding respectively. The method of manufacturing the electronic component 320 further comprises the steps of using photolithography and deposition to form the channel on the gate insulating layer 3211; finally using hydrogen plasma to remove the upper metal layers, materials using ALE and then conjugation with metal both based on the source 323 and the drain 324, thereby producing the electronic component 320.
  • Above electronic components further comprise FinFET, gate-all-around FET (GAAFET), stacked nanosheet FET, and multi-bridge channel FET (MBCFET). Above characteristics are related to selectively remove atomic layers from the source and the drain to decrease their contact resistance. Regarding heterogeneous junctions, above method can be used to synthesize a gate insulating layer as a structure of next generational as GAAFET. GAAFETs can inhibit leakage current and have better channel control. But the thin channel of GAAFET limits current density. Also, a vertical multi-channel limits height and causes interference with internal connection layers. Further, parasite capacitance adversely affects switching rate. The main bottleneck is that the manufacturing steps of the nanoscale GAAFET are more complicated and in turn it greatly increases the manufacturing cost and lowers yield. Thus, a stacked nanosheet FET is considered to be the optimum scheme for solve above problems. However, regarding the manufacturing of the stacked nanosheet FET, a Si/SiGe super lattice is used to selectively remove SiGe from the stacked nanosheet FET to obtain a suspended nanoscale element of Si. Next, ALD is performed to deposit a dielectric layer and a gate metal layer. But there is challenge to conformal coating of ALD and is different from the steps of the conventional CMOS process. Further, both nanosheet and GAAFET require an atomic layer deposition to fill gaps in the suspended lower layer. However, it greatly increases difficulties of manufacturing the semiconductor devices. Further, there is no disclosure about using 2D semiconductor to verify the structure of the semiconductor devices.
  • Referring to FIG. 12 , it is a schematic longitudinal sectional view of an electronic component 330 according to a third configuration of the invention, the electronic component 330 incorporating the artificial 2D material of the invention. The electronic component 330 includes a substrate 331, a gate 336 provided on the substrate 331, a plurality of (two are shown) spaced, staked artificial 2D material layers 332 in the gate 336, and a plurality of (two are shown) gate insulating layers (e.g., oxide layers or layers made of an insulator material such as nitride or fluoride) 3321 in the gate 336 and each wrapped around the artificial 2D material layer 332. In the third configuration, a TMD is staked in MoS2/oxide/MoS2/oxide. Next, reactive-ion etching (RIE) is used to define source/drain and contact and remove deposited materials to form the defined pattern with MoS2 nanosheets exposed. It is noted that in above method the insulating layer in 2D nanosheet is required to remove. Finally, use ALD to fill drive-in metal precursor in the metal gate 336 which wraps around the 2D channels. It is understood that various heterostructures including 2D semiconductor and metal junctions, insulator oxides, and 2D semiconductor devices (e.g., PRAM, rectifiers, etc.) by taking advantage of above two principles.
  • In the artificial 2D oxide having heterogeneous junctions, an optimum k value of 2D-TiO2 is about equal to 125 and it is appropriate for semiconductor gate dielectric layer. In other embodiments, the gate insulating layer is a 2D layered oxide such as MoOx, HfO2 or Ti0.87O2. By utilizing the same principle, the method comprises the following steps: After an atomic layer of S atoms has been removed using hydrogen plasma in the remote plasma vacuum system, oxygen plasma (e.g., monolayer ALO) can be used to oxidize the 2D layered material to form an O—Mo—S structure which may facilitate ALD to form a gate insulating layer. Alternatively, after the atomic layer of S atoms has been removed, the 2D layered material can be transferred to a next station for evaporating Ti. Next, the 2D material is transferred to the remote plasma vacuum system to subject to oxygen plasma and annealing. As a result, TiOx is deposited on the surface of —Mo—S to form an insulator TiOx-Mo—S. In another aspect, it is possible to synthesize a HfS2 structure on the surface of the 2D material, i.e., passing a precursor (Hf:TDMAH+S) through the remote plasma vacuum system, use O2 to remove S atoms, and finally produce HfO2/MoS2. Moreover, the remote plasma vacuum system may use hydrogen plasma to remove S atoms from the surfaces of synthesized nitride (or other 2D chemical compound) and in turn transfer the synthesized nitride (or other 2D chemical compound) to the gas control system to be processed by inert gas under a constant pressure. Also, the solution precursor is used to bind the synthesized nitride (or other 2D chemical compound) with chemical bonding. This process is a wet process and can adhere precursors including N, C and p atoms to the synthesized nitride (or other 2D chemical compound) by immersing. The manufacturing of the 2D insulating layer can be applied to the manufacturing of insulating layers of the above electronic components such as the gate insulating layer 3151 of FIG. 10 , the gate insulating layer 3221 of FIG. 11 and the gate insulating layer 3321 of FIG. 12 .
  • It is noted that the synthesis can be achieved using the interconnected systems of FIG. 5 . Load lock chambers and vacuum valves are used by the systems for transferring materials among them in a closed environment. The remote plasma vacuum system includes a chamber having a low damage to remote plasma which is one of H, Ar, O and N plasmas by switching. The systems thus carry out processes such as ALE and atomic layer oxidation (ALO). The gas control system is implemented as chamber containing inert gas under a constant pressure so that a number of precursor processes including wet type adhering and binding with chemical bonding. The electronic beam evaporation system is implemented as an ultra-high vacuumed chamber and is capable of precisely depositing different metal atoms.
  • Referring to FIG. 13 , it plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with or without treatment as comparison. Source and drain contact is processed at the same channel material. It is found that the electronic component's performance in electronic properties is greatly increased. Carrier mobility of the electronic component is 3.5 times greater than that of a sample which is not processed at its interface. Both on-current and on-off ratio of the electronic component are increased about 7 times. It is concluded that a metallized 2D material has improved carrier injection conjunctions and greatly increased performance.
  • Referring to FIG. 14 , in part (a) it plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention without plasma treatment; and in part (b) it plots VG(V) versus IDs(A) for an electronic component formed of artificial 2D material of the first preferred embodiment of the invention with plasma treatment. The electronic component is implemented as Ti—Mo—S semiconductor device. As shown in part (a), the Ti—Mo—S semiconductor device has not been treated by plasma and has been processed by 150° C. annealing, and has decreased contact resistance. But it is not reliable. Further, other electrical properties including low on-off ratio, low carrier mobility and high subthreshold swing are not desired. As a comparison, as shown in part (b), the Ti—Mo—S semiconductor device has been treated by plasma and has been processed by 150° C. annealing, and has decreased contact resistance. Also, it is reliable. Further, other electrical properties including high on-off ratio, high carrier mobility and low subthreshold swing are desired. It is noted that the annealing temperature is between 50-900° C. and preferably, between 50-300° C.
  • The artificial 2D material having a plurality of heterogeneous junctions of the invention has the following advantages and benefits in comparison with TMDs of the conventional art: Improved performance, higher controllability of electronic components, lower contact resistance, lower energy consumption, higher efficiency and higher integration.
  • While the invention has been described in terms of preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modifications within the spirit and scope of the appended claims.

Claims (11)

What is claimed is:
1. An artificial two-dimensional material, comprising:
a layered atomic structure including a middle atomic layer, a lower atomic layer, and an upper atomic layer;
wherein the lower and upper atomic layers are disposed on lower and upper surfaces of the middle atomic layer respectively; the middle atomic layer is a two-dimensional (2D) planar atomic structure formed of a transition metal; the lower and upper atomic layers are a 2D planar atomic structure formed of heterogeneous atoms; and atoms of the layered atomic structure are bound by chemical bonding.
2. The artificial two-dimensional material as claimed in claim 1, wherein the transition metal is selected from the group consisting of tungsten (W), molybdenum (Mo), titanium (Ti), platinum (Pt), indium (In), tin (Sn), niobium (Nb), and tantalum (Ta).
3. The artificial two-dimensional material as claimed in claim 2, wherein the lower atomic layer is formed of sulfur (S), selenium (Se), or tellurium (Te).
4. The artificial two-dimensional material as claimed in claim 3, wherein the upper atomic layer includes a plurality of metal atoms.
5. The artificial two-dimensional material as claimed in claim 4, wherein the metal of the upper atomic layer is selected from the group consisting of nickel (Ni), tungsten (W), copper (Cu), titanium (Ti), palladium (Pd), bismuth (Bi), antimony (Sb), and platinum (Pt).
6. The artificial two-dimensional material as claimed in claim 5, further comprising an outer atomic layer disposed on the upper atomic layer, the outer atomic layer being bound by metallic bonding and the outer atomic layer including a plurality of metal atoms.
7. The artificial two-dimensional material as claimed in claim 6, wherein the metal of the outer atomic layer is selected from the group consisting of cobalt (Co), nickel (Ni), tungsten (W), copper (Cu), titanium (Ti), palladium (Pd), bismuth (Bi), antimony (Sb), gold (Au), and platinum (Pt).
8. The artificial two-dimensional material as claimed in claim 3, wherein the chemical element of the outer atomic layer is selected from the group consisting of carbon (C), oxygen (O), nitrogen (N), fluorine (F), chlorine (Cl), and phosphorus (P).
9. The artificial two-dimensional material as claimed in claim 8, further comprising an outer atomic layer disposed on the upper atomic layer, the outer atomic layer including a plurality of metal atoms.
10. The artificial two-dimensional material as claimed in claim 9, wherein the metal of the outer atomic layer is selected from the group consisting of cobalt (Co), nickel (Ni), tungsten (W), copper (Cu), titanium (Ti), palladium (Pd), bismuth (Bi), antimony (Sb), gold (Au), and platinum (Pt).
11. The artificial two-dimensional material as claimed in claim 1, wherein the artificial 2D material does not belong to the metallic properties (1T phase).
US17/729,872 2021-10-06 2022-04-26 Artificial two-dimensional material and mehod of manufacturing same Pending US20230108628A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/729,872 US20230108628A1 (en) 2021-10-06 2022-04-26 Artificial two-dimensional material and mehod of manufacturing same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202163252816P 2021-10-06 2021-10-06
US17/729,872 US20230108628A1 (en) 2021-10-06 2022-04-26 Artificial two-dimensional material and mehod of manufacturing same

Publications (1)

Publication Number Publication Date
US20230108628A1 true US20230108628A1 (en) 2023-04-06

Family

ID=85774030

Family Applications (3)

Application Number Title Priority Date Filing Date
US17/729,872 Pending US20230108628A1 (en) 2021-10-06 2022-04-26 Artificial two-dimensional material and mehod of manufacturing same
US17/730,094 Pending US20230104966A1 (en) 2021-10-06 2022-04-26 Method for atomically manipulating an artificial two-dimensional material and apparatus therefor
US17/730,073 Pending US20230105515A1 (en) 2021-10-06 2022-04-26 Two-dimensional electronic component and method of manufacturing same

Family Applications After (2)

Application Number Title Priority Date Filing Date
US17/730,094 Pending US20230104966A1 (en) 2021-10-06 2022-04-26 Method for atomically manipulating an artificial two-dimensional material and apparatus therefor
US17/730,073 Pending US20230105515A1 (en) 2021-10-06 2022-04-26 Two-dimensional electronic component and method of manufacturing same

Country Status (2)

Country Link
US (3) US20230108628A1 (en)
TW (3) TW202316669A (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107968116B (en) * 2017-08-21 2020-12-29 电子科技大学 MXene with asymmetric layer structure and heterojunction derived from MXene
CN107732010B (en) * 2017-09-29 2020-07-10 华中科技大学 Gate tube device and preparation method thereof

Also Published As

Publication number Publication date
TW202316669A (en) 2023-04-16
TWI785993B (en) 2022-12-01
TW202316484A (en) 2023-04-16
US20230104966A1 (en) 2023-04-06
US20230105515A1 (en) 2023-04-06
TW202316517A (en) 2023-04-16

Similar Documents

Publication Publication Date Title
Zheng et al. Ohmic contact engineering for two-dimensional materials
US10157737B2 (en) Semiconductor devices comprising 2D-materials and methods of manufacture thereof
TWI710065B (en) Method for fabricating a transistor
TWI789380B (en) Semiconductor device having 2d lateral hetero-structures and method of fsbricating the same
Park et al. Controllable P‐and N‐type conversion of MoTe2 via oxide interfacial layer for logic circuits
KR101927579B1 (en) Transition metal dichalcogenide thin film transistor and method of manufacturing the same
US10811254B2 (en) Method for fabricating metal chalcogenide thin films
US20180013020A1 (en) Metal chalcogenide device and production method therefor
US10147603B2 (en) Method of manufacturing a FET using a two dimensional transition metal dichalcogenide including a low power oxygen plasma treatment
US10541132B2 (en) Forming semiconductor structures with two-dimensional materials
CN112750685A (en) Boron nitride layer, device including the same, and method of manufacturing boron nitride layer
US11854895B2 (en) Transistors with channels formed of low-dimensional materials and method forming same
Kim et al. Electrical and optical characteristics of two-dimensional MoS2 film grown by metal-organic chemical vapor deposition
CN110323277B (en) Field effect transistor and preparation method thereof
US20230108628A1 (en) Artificial two-dimensional material and mehod of manufacturing same
KR101749599B1 (en) Method of recuding contact resistance of mos-fet
US11417729B2 (en) Transistors with channels formed of low-dimensional materials and method forming same
Zhang et al. Electrical contacts to few-layer MoS2 with phase-engineering and metal intercalation for tuning the contact performance
KR101780737B1 (en) Method of manufacturing field effect transistor comprising channels treated with organic materials
KR102559901B1 (en) Method for Enhancement of Charge Mobility by Passivation Using Amorphous Hydrocarbon Thin Films
US11985835B2 (en) Film structure, element, and multilevel element
US20240030034A1 (en) 2-d material semiconductor device
Ma et al. Implementing Remote Doping and Suppressed Scattering in MoS $ _ {\text {2}} $ Field-Effect Transistor Using CMOS-Compatible Process
KR102056312B1 (en) Ge Semiconductor Device Having High-k Insulating Film and the Fabrication Method Thereof
Binjie Key Issues in Using Two-Dimensional Transition-Metal Dichalcogenides for Transistor Applications

Legal Events

Date Code Title Description
AS Assignment

Owner name: NATIONAL CENTRAL UNIVERSITY, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SU, CHING-YUAN;LIAO, EN YI;REEL/FRAME:059804/0700

Effective date: 20220310

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION