US20220262937A1 - Rare-earth iii-nitride n-polar hemt - Google Patents

Rare-earth iii-nitride n-polar hemt Download PDF

Info

Publication number
US20220262937A1
US20220262937A1 US17/666,671 US202217666671A US2022262937A1 US 20220262937 A1 US20220262937 A1 US 20220262937A1 US 202217666671 A US202217666671 A US 202217666671A US 2022262937 A1 US2022262937 A1 US 2022262937A1
Authority
US
United States
Prior art keywords
layer
heterostructure
polar
barrier
iii
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
US17/666,671
Inventor
John Andrew Logan
Brian Douglas Schultz
Maher Bishara Tahhan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Priority to US17/666,671 priority Critical patent/US20220262937A1/en
Assigned to RAYTHEON COMPANY reassignment RAYTHEON COMPANY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TAHHAN, Maher Bishara, LOGAN, John Andrew, SCHULTZ, Brian Douglas
Publication of US20220262937A1 publication Critical patent/US20220262937A1/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7781Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with inverted single heterostructure, i.e. with active layer formed on top of wide bandgap layer, e.g. IHEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H01L29/045Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes

Definitions

  • the disclosure relates generally to high electron mobility transistors (HEMTs), and more particularly to a nitrogen-polar (N-polar) configuration of a HEMT including a rare-earth III-nitride barrier layer.
  • HEMTs high electron mobility transistors
  • N-polar nitrogen-polar
  • HEMT devices are semiconductor devices that have many applications, especially high frequency or high speed applications.
  • III-nitride HEMT devices utilize a metal-polar orientation, which refers to the direction of the semiconductor crystal in the heterostructure.
  • Metal-polar is the more standard approach for RF applications.
  • the metal-like atomic planes such as gallium, aluminum, and/or indium
  • FIGS. 1A and 1B illustrate metal-polar and N-polar configurations, respectively. While a metal-polar configuration has some advantages, there are also some limitations.
  • ScAlN III-nitride material of interest, for use as a charge generation layer or barrier layer in an HEMT high-power transistor.
  • ScAlN has several advantages, compared to conventional materials like AlGaN, including a significantly higher intrinsic polarization and the ability to match the lattice parameter of GaN in the ⁇ 0001 ⁇ planes.
  • challenges remain with respect to the use of this material in metal-polar HEMT devices, particularly with respect to leakage through the barrier and leakage out the backside of the channel into the buffer. The present disclosure is directed to these issues.
  • a high electron mobility transistor heterostructure comprises a substrate; a N-polar channel layer; and a N-polar barrier layer positioned between the substrate and the channel layer, wherein the barrier layer comprises a rare-earth III-nitride material.
  • the rare earth III-nitride material is selected from the group consisting of ScAlN, YAlN, LaAlN, PrAlN, GdAlN, ErAlN and combinations thereof.
  • the rare earth III-nitride material is selected from the group consisting of ScAlN, YAlN and combinations thereof.
  • the heterostructure further comprises at least one of a nucleation layer, a buffer layer, and a charge mitigation transition layer between the substrate and the barrier layer.
  • the heterostructure further comprises a nucleation layer between the substrate and the barrier layer.
  • the nucleation layer comprises an AIN nucleation layer.
  • the heterostructure further comprises a buffer layer between the nucleation layer and the barrier layer.
  • the buffer layer comprises a GaN buffer layer.
  • the heterostructure further comprises a charge mitigation transition layer between the buffer layer and the barrier layer.
  • the charge mitigation transition layer comprises a graded rare-earth III- nitride alloy layer.
  • the charge mitigation transition layer comprises a doped GaN layer.
  • the heterostructure further comprises at least one capping layer disposed opposite from the barrier layer relative to the channel layer.
  • the at least one capping layer is selected from the group consisting of an etch stop layer, an interlayer, an upper barrier and combinations thereof.
  • the channel layer comprises a GaN channel layer.
  • the rare-earth III-nitride material of the barrier layer is in the N-polar orientation.
  • the channel layer is in the N-polar orientation.
  • FIGS. 1A and 1B illustrate III-nitride metal-polar and N-polar crystal orientation diagrams
  • FIGS. 2 and 2A illustrate a prior-art metal-polar HEMT heterostructure configuration
  • FIGS. 3 and 3A illustrate a prior-art metal-polar HEMT heterostructure configuration with an additional AlGaN back-barrier layer
  • FIGS. 4 and 4A illustrate a N-polar HEMT heterostructure configuration in accordance with the present disclosure.
  • FIGS. 5-8 illustrate different non-limiting embodiments of heterostructure configurations as disclosed herein.
  • the present disclosure relates to a N-polar configuration of a HEMT heterostructure which utilizes a rare-earth III-nitride material for the charge generation layer.
  • a HEMT heterostructure which utilizes a rare-earth III-nitride material for the charge generation layer.
  • One particularly suitable non-limiting configuration utilizes ScAlN as the charge generation layer, which, in an N-polar orientation, helps to provide all the benefits of using ScAlN as the material for the charge generation layer, while resolving the issue of leakage as mentioned above.
  • FIGS. 2 and 2A show a typical arrangement of a metal-polar HEMT heterostructure.
  • FIG. 2 shows substrate 10 having a GaN buffer layer 12 deposited thereon.
  • a channel layer 16 such as an unintentionally doped (UID) GaN channel layer, can be deposited on buffer layer 12 .
  • a barrier layer 18 can be deposited on channel layer 16 .
  • Barrier layer 18 can be fabricated from various III-nitride materials (IIIA and IIIB, for example: AlGaN, InAlN, ScAlN).
  • FIGS. 3 and 3A show an alternative arrangement of a metal-polar HEMT heterostructure.
  • FIG. 3 shows substrate 10 having a GaN buffer layer 12 deposited thereon.
  • An AlGaN back barrier layer 14 can typically be deposited upon buffer layer 12 .
  • a channel layer 16 such as an UID GaN channel layer, can be deposited on back barrier 14 .
  • a barrier layer 18 can be deposited on channel layer 16 .
  • Barrier layer 18 can be fabricated from various group III-nitride materials (IIIA and IIIB, for example: AlGaN, InAlN, ScAlN). In this configuration, as set forth above, leakage may be encountered due to an unintended additional 2DEG that may be established near the interface between the buffer layer 12 and the back barrier layer 14 , as shown in FIG. 3A .
  • FIGS. 4 and 4A illustrate one non-limiting configuration of a N-polar heterostructure 100 which has a substrate 110 , a GaN buffer layer 112 , a charge mitigation transition layer 114 , a rare-earth III-nitride (IIIA, IIIB, Lanthanides, for example: ScAlN, YAlN and the like) barrier layer 116 followed by channel layer 118 .
  • the crystal orientation of the heterostructure profile layers is such that the nitrogen atomic planes terminate the upper surface of the material heterostructure, for example as illustrated in FIG. 1B .
  • the charge mitigation transition layer 114 may, for example, be a graded rare-earth III-nitride alloy and/or heavily-doped GaN.
  • the intent of this transition layer is to manipulate the electronic structure of the resulting heterostructure so as to prevent the formation of an unintentional 2D electron gas or 2D hole gas near the lower interface of the barrier layer 116 .
  • suitable dopants include silicon, carbon, iron, beryllium, magnesium and the like (as are known in the art to cause band bending and/or Fermi level pinning in GaN) depending on the particular buffer structure.
  • the barrier 116 and channel 118 Due to the N-polar crystal orientation of the barrier 116 and channel 118 , more aggressive approaches with the transition layer may be utilized to prevent unintended 2D gas formation due to the fact that, unlike in a metal-polar configuration, the intended 2DEG sits on the opposite side of the barrier layer.
  • N-polar and metal-polar orientations use a pair of layers to form the 2DEG, more specifically a GaN channel layer and a charge generation layer.
  • the charge generation layer is closer to the surface
  • the GaN channel layer is closer to the surface. Due to its larger electron affinity, the GaN channel layer provides a lower barrier to prevent electron leakage.
  • the GaN channel layer resides on the same side of the barrier as the buffer layer, allowing leakage into the buffer unless a back barrier is added between the channel and buffer.
  • the combination of layers and crystal orientation in these different configurations cause an energy well to form that will trap the electrons into a 2D sheet.
  • This 2DEG is present in both metal-polar and N-polar configurations.
  • the GaN channel side of the energy well has a shorter energy barrier and may allow some electrons to escape into adjacent layers in that direction.
  • the GaN channel side of the energy well is towards the buffer and substrate.
  • a back-barrier can be added, but unfortunately the most convenient barrier to add is the same material that creates an energy well, which can create a second energy well that traps electrons, which is undesired.
  • the heterostructure as illustrated in FIG. 4 has at least channel layer 118 and barrier layer 116 which are N-polar.
  • the entire heterostructure has N-polar structure, as this is carried over during generation of the various layers of the heterostructure.
  • FIGS. 2A, 3A, and 4A which are aligned with FIGS. 2, 3 , and 4 , show 1D Schrödinger-Poisson band-structure simulations for each of the aligned heterostructures along with the calculated free carrier charge density distribution. These figures highlight the advantageous band structure produced with the heterostructure as disclosed herein ( FIG. 4A ).
  • FIGS. 5-8 illustrate different non-limiting configurations of the N-polar heterostructure according to this disclosure.
  • a heterostructure 200 is schematically illustrated having a substrate 210 .
  • a nucleation layer 212 such as an AlN nucleation layer can be formed on the substrate 210 .
  • a buffer layer such as a GaN buffer 214 can be grown onto nucleation layer 212 .
  • An optional charge mitigation transition layer 216 can then be grown onto buffer layer 214 .
  • a N-polar barrier (charge generating) layer 218 can be deposited onto transition layer 216 , followed by a N-polar UID GaN channel layer 220 .
  • the N-polar configuration can advantageously be utilized in combination with the rare-earth III-nitride barrier layer 218 (such as ScAlN, YAlN, and the like).
  • the rare-earth III-nitride barrier layer 218 such as ScAlN, YAlN, and the like.
  • Suitable materials for the rare-earth III-nitride material include ScAlN, YAlN, LaAlN, PrAlN, GdAlN, ErAlN and combinations thereof.
  • Particularly useful rare-earth III-nitride materials are ScAlN, YAlN and combinations thereof.
  • enhanced charge confinement becomes substantially easier to incorporate into the heterostructure as the addition of additional buried layers in heterostructure (as would be required in the metal-polar configuration such as FIG. 2 or 3 ) is no longer required. Instead, optional capping layers can be added to the surface (such as in FIG. 8 ).
  • the N-polar orientation provides substantial benefits as compared to the metal-polar configuration for HEMT heterostructures with very high 2DEG charge density.
  • a further advantage of the configurations shown in FIGS. 4-8 is the ScAlN (or other rare-earth III-nitride material) barrier layer is no longer exposed to air and instead is positioned within the heterostructure. This helps prevent the incidental processing or surface degradation of the ScAlN charge generation layer.
  • ohmic contacts are able to be made without passing through the barrier layer which could otherwise disturb the 2DEG formed by the contact between the channel layer and the barrier layer.
  • FIG. 6 shows a simplified non-limiting configuration wherein a device 300 has substrate 310 , a nucleation layer 312 , a ScAlN barrier layer 314 and channel layer 316 .
  • the buffer and transition layers of FIG. 5 are avoided.
  • device 300 as shown in FIG. 6 still produces desirable affects from utilizing the ScAlN barrier layer as disclosed herein.
  • FIG. 7 illustrates a further non-limiting configuration which is even more basic than the configurations of FIG. 6 .
  • device 400 has substrate 410 with barrier layer 412 deposited directly thereon, and channel layer 414 deposited directly on barrier layer 412 .
  • FIG. 8 illustrates a still further non-limiting configuration wherein device 500 has substrate 510 with a nucleation layer 512 , GaN buffer layer 514 , charge mitigation transition layer 516 , ScAlN barrier layer 518 , UID GaN channel layer 520 and, optionally, one or more capping layers 522 .
  • the capping layers can be an etch stop layer, an interlayer, an upper barrier layer, or one or more of these layers in combination. These capping layers can be used in any of the other configurations as well, as illustrated in FIGS. 6 and 7 , as non-limiting examples.
  • the substrate of the various configurations disclosed herein can be any substrate suitable for the purposes discussed herein, such as SiC, sapphire, GaN, AlN, Si, etc. Because the various heterostructures disclosed herein are N-polar orientated, the orientation of the substrate must be consistent with the subsequent growth approach used to form the nucleation and/or buffer layers (if present) such that the charge generation layer and UID channel layer form with the top surface having a N-polar orientation.
  • the barrier layer and channel layer need to be N-polar.
  • Other layers can have different configurations. While it would be most typical for the entire heterostructure to be N-polar oriented, alternate strategies are known in the art to control or flip III-nitride crystal polarization. In the most typical approach, the first grown layer (such as a nucleation layer) is grown in a manner as to ensure the surface has an N-polar polarity which is then maintained for the remainder of the heterostructure.
  • the buffer and/or nucleation layers below the barrier layer do not cause unintentional leakage pathways to form
  • the buffer and/or nucleation layers may be used to successfully grow the subsequent N-polar barrier and channel layers
  • the buffer and/or nucleation layers may be any combination of crystal orientation.
  • each layer provides a base layer for proper epitaxial growth of the next layer.
  • a nucleation layer may be useful in transitioning from one material to the next, for example from substrate to buffer or barrier layers.
  • charge mitigation transition and/or charge mitigation buffer layers can be useful when positioned between specific layers as well.
  • a single thin N-polar interlayer such as AlN
  • multiple thin N-polar interlayers such as GaN and AlN
  • this heterostructure could itself be a component of a device having well known components such as a gate and/or ohmic contacts, in order to function as a transistor.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A high electron mobility transistor (HEMT) heterostructure includes a substrate; a N-polar channel layer; and a N-polar barrier layer positioned between the substrate and the channel layer, wherein the barrier layer comprises a rare-earth III-nitride material. The rare earth III-nitride material can be ScAlN.

Description

    BACKGROUND OF THE DISCLOSURE
  • The disclosure relates generally to high electron mobility transistors (HEMTs), and more particularly to a nitrogen-polar (N-polar) configuration of a HEMT including a rare-earth III-nitride barrier layer.
  • HEMT devices are semiconductor devices that have many applications, especially high frequency or high speed applications.
  • Many known III-nitride HEMT devices utilize a metal-polar orientation, which refers to the direction of the semiconductor crystal in the heterostructure. Metal-polar is the more standard approach for RF applications. In a metal-polar heterostructure, the metal-like atomic planes (such as gallium, aluminum, and/or indium) in the III-nitride material terminate the upper surface. FIGS. 1A and 1B illustrate metal-polar and N-polar configurations, respectively. While a metal-polar configuration has some advantages, there are also some limitations.
  • The materials for various layers in an HEMT heterostructure can greatly impact the performance of the device and one recently developed III-nitride material of interest, for use as a charge generation layer or barrier layer in an HEMT high-power transistor, is ScAlN. ScAlN has several advantages, compared to conventional materials like AlGaN, including a significantly higher intrinsic polarization and the ability to match the lattice parameter of GaN in the {0001} planes. However, challenges remain with respect to the use of this material in metal-polar HEMT devices, particularly with respect to leakage through the barrier and leakage out the backside of the channel into the buffer. The present disclosure is directed to these issues.
  • SUMMARY OF THE DISCLOSURE
  • In one non-limiting configuration, a high electron mobility transistor heterostructure, comprises a substrate; a N-polar channel layer; and a N-polar barrier layer positioned between the substrate and the channel layer, wherein the barrier layer comprises a rare-earth III-nitride material.
  • In a non-limiting configuration, the rare earth III-nitride material is selected from the group consisting of ScAlN, YAlN, LaAlN, PrAlN, GdAlN, ErAlN and combinations thereof.
  • In a further non-limiting configuration, the rare earth III-nitride material is selected from the group consisting of ScAlN, YAlN and combinations thereof.
  • In a still further non-limiting configuration, the heterostructure further comprises at least one of a nucleation layer, a buffer layer, and a charge mitigation transition layer between the substrate and the barrier layer.
  • In another non-limiting configuration, the heterostructure further comprises a nucleation layer between the substrate and the barrier layer.
  • In still another non-limiting configuration, the nucleation layer comprises an AIN nucleation layer.
  • In a further non-limiting configuration, the heterostructure further comprises a buffer layer between the nucleation layer and the barrier layer.
  • In a still further non-limiting configuration, the buffer layer comprises a GaN buffer layer.
  • In another non-limiting configuration, the heterostructure further comprises a charge mitigation transition layer between the buffer layer and the barrier layer.
  • In a further non-limiting configuration, the charge mitigation transition layer comprises a graded rare-earth III- nitride alloy layer.
  • In still another non-limiting configuration, the charge mitigation transition layer comprises a doped GaN layer.
  • In a further non-limiting configuration, the heterostructure further comprises at least one capping layer disposed opposite from the barrier layer relative to the channel layer.
  • In a still further non-limiting configuration, the at least one capping layer is selected from the group consisting of an etch stop layer, an interlayer, an upper barrier and combinations thereof.
  • In another non-limiting configuration, the channel layer comprises a GaN channel layer.
  • In still another non-limiting configuration, the rare-earth III-nitride material of the barrier layer is in the N-polar orientation.
  • In another non-limiting configuration, the channel layer is in the N-polar orientation.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • A detailed description of one or more embodiments of the disclosure follows, with reference to the attached drawings, wherein:
  • FIGS. 1A and 1B illustrate III-nitride metal-polar and N-polar crystal orientation diagrams;
  • FIGS. 2 and 2A illustrate a prior-art metal-polar HEMT heterostructure configuration;
  • FIGS. 3 and 3A illustrate a prior-art metal-polar HEMT heterostructure configuration with an additional AlGaN back-barrier layer;
  • FIGS. 4 and 4A illustrate a N-polar HEMT heterostructure configuration in accordance with the present disclosure; and
  • FIGS. 5-8 illustrate different non-limiting embodiments of heterostructure configurations as disclosed herein.
  • Like reference numbers and designations in the various drawings indicate like elements.
  • DETAILED DESCRIPTION
  • The present disclosure relates to a N-polar configuration of a HEMT heterostructure which utilizes a rare-earth III-nitride material for the charge generation layer. One particularly suitable non-limiting configuration utilizes ScAlN as the charge generation layer, which, in an N-polar orientation, helps to provide all the benefits of using ScAlN as the material for the charge generation layer, while resolving the issue of leakage as mentioned above.
  • FIGS. 2 and 2A show a typical arrangement of a metal-polar HEMT heterostructure. FIG. 2 shows substrate 10 having a GaN buffer layer 12 deposited thereon. A channel layer 16, such as an unintentionally doped (UID) GaN channel layer, can be deposited on buffer layer 12. Finally, as schematically illustrated in FIG. 2, a barrier layer 18 can be deposited on channel layer 16. Barrier layer 18 can be fabricated from various III-nitride materials (IIIA and IIIB, for example: AlGaN, InAlN, ScAlN). In this configuration, as set forth above, for barrier layers which result in a very high two-dimensional electron gas (2DEG) charge density (above -1E13 cm−2) unintended leakage pathways from the 2DEG into the buffer may become increasingly problematic due to insufficient carrier confinement. In addition, the high electric field induced between the 2DEG and the surface may lead to earlier breakdown.
  • FIGS. 3 and 3A show an alternative arrangement of a metal-polar HEMT heterostructure. FIG. 3 shows substrate 10 having a GaN buffer layer 12 deposited thereon. An AlGaN back barrier layer 14 can typically be deposited upon buffer layer 12. A channel layer 16, such as an UID GaN channel layer, can be deposited on back barrier 14. Finally, as schematically illustrated in FIG. 3, a barrier layer 18 can be deposited on channel layer 16. Barrier layer 18 can be fabricated from various group III-nitride materials (IIIA and IIIB, for example: AlGaN, InAlN, ScAlN). In this configuration, as set forth above, leakage may be encountered due to an unintended additional 2DEG that may be established near the interface between the buffer layer 12 and the back barrier layer 14, as shown in FIG. 3A.
  • FIGS. 4 and 4A illustrate one non-limiting configuration of a N-polar heterostructure 100 which has a substrate 110, a GaN buffer layer 112, a charge mitigation transition layer 114, a rare-earth III-nitride (IIIA, IIIB, Lanthanides, for example: ScAlN, YAlN and the like) barrier layer 116 followed by channel layer 118. In this configuration, which is referred to as an N-polar configuration, the crystal orientation of the heterostructure profile layers is such that the nitrogen atomic planes terminate the upper surface of the material heterostructure, for example as illustrated in FIG. 1B.
  • In one configuration, the charge mitigation transition layer 114 may, for example, be a graded rare-earth III-nitride alloy and/or heavily-doped GaN. The intent of this transition layer is to manipulate the electronic structure of the resulting heterostructure so as to prevent the formation of an unintentional 2D electron gas or 2D hole gas near the lower interface of the barrier layer 116. As such, for the heavily-doped GaN example, suitable dopants include silicon, carbon, iron, beryllium, magnesium and the like (as are known in the art to cause band bending and/or Fermi level pinning in GaN) depending on the particular buffer structure. Due to the N-polar crystal orientation of the barrier 116 and channel 118, more aggressive approaches with the transition layer may be utilized to prevent unintended 2D gas formation due to the fact that, unlike in a metal-polar configuration, the intended 2DEG sits on the opposite side of the barrier layer.
  • It has been found that this orientation and configuration can significantly reduce, and thereby address, the leakage encountered with the configuration of FIGS. 2 and 3. Both N-polar and metal-polar orientations use a pair of layers to form the 2DEG, more specifically a GaN channel layer and a charge generation layer. For metal-polar HEMTs, the charge generation layer is closer to the surface, while in N-polar HEMTs, the GaN channel layer is closer to the surface. Due to its larger electron affinity, the GaN channel layer provides a lower barrier to prevent electron leakage. In the metal-polar configuration of FIGS. 2, 2A, the GaN channel layer resides on the same side of the barrier as the buffer layer, allowing leakage into the buffer unless a back barrier is added between the channel and buffer. Further, in the metal-polar configuration of FIGS. 3, 3A, commonly used back barrier materials are the same as the charge generation layer materials. As a result, the introduction of a back barrier layer can easily induce an additional unintended 2DEG (as shown in FIG. 3A) near the interface of the back barrier and buffer. If present, this unintended 2DEG acts as a leakage path, degrading device performance in the metal-polar configuration. Conversely, in the N-polar orientation (FIGS. 4, 4A), the charge generation layer acts as an enhanced leakage barrier towards the buffer as it resides between the intended 2DEG and the buffer.
  • The combination of layers and crystal orientation in these different configurations cause an energy well to form that will trap the electrons into a 2D sheet. This 2DEG is present in both metal-polar and N-polar configurations. As indicated above, the GaN channel side of the energy well has a shorter energy barrier and may allow some electrons to escape into adjacent layers in that direction.
  • For the metal-polar configuration, the GaN channel side of the energy well is towards the buffer and substrate. To reduce this leakage, a back-barrier can be added, but unfortunately the most convenient barrier to add is the same material that creates an energy well, which can create a second energy well that traps electrons, which is undesired.
  • For N-polar, conversely, the GaN channel side of the energy well is towards the surface. Consequently, adding an electron barrier on top of the GaN channel does not require any further GaN layer on top of that new barrier. Thus, no additional pair of materials where GaN is above the barrier is present. Thus no additional channel is formed when attempting to reduce leakage by adding barriers to the electron leakage. Additionally there is less need to add a specific barrier layer since the electric field in the GaN layer, as long as it remains below a certain thickness, can keep the electrons contained within the well.
  • The heterostructure as illustrated in FIG. 4 has at least channel layer 118 and barrier layer 116 which are N-polar. In the simplest situation, the entire heterostructure has N-polar structure, as this is carried over during generation of the various layers of the heterostructure. However, it is not required that every layer be N-polar, and it is envisioned that under some circumstances it would be desirable to have one or more layers between substrate 110 and barrier layer 116 which may not be N-polar.
  • FIGS. 2A, 3A, and 4A, which are aligned with FIGS. 2, 3, and 4, show 1D Schrödinger-Poisson band-structure simulations for each of the aligned heterostructures along with the calculated free carrier charge density distribution. These figures highlight the advantageous band structure produced with the heterostructure as disclosed herein (FIG. 4A).
  • FIGS. 5-8 illustrate different non-limiting configurations of the N-polar heterostructure according to this disclosure.
  • It will become apparent that each of these different configurations has different layers. These layers, as is well known in the industry, are generally grown from the substrate up using epitaxial fabrication processes that deposit or grow various semiconductor layers on a crystalline substrate to produce the desired material heterostructure. This heterostructure then goes through subsequent processing steps such as lithography and/or etching to result in a device. Such a device will typically include a gate and ohmic contacts as well as other layers or components all as are well known to a person having ordinary skill in the art.
  • Referring to the configuration of FIG. 5, a heterostructure 200 is schematically illustrated having a substrate 210. A nucleation layer 212 such as an AlN nucleation layer can be formed on the substrate 210. Following nucleation layer 212, a buffer layer such as a GaN buffer 214 can be grown onto nucleation layer 212. An optional charge mitigation transition layer 216 can then be grown onto buffer layer 214.
  • Following this layer, a N-polar barrier (charge generating) layer 218, can be deposited onto transition layer 216, followed by a N-polar UID GaN channel layer 220.
  • In particular, the N-polar configuration can advantageously be utilized in combination with the rare-earth III-nitride barrier layer 218 (such as ScAlN, YAlN, and the like). Such a configuration provides all the desired advantages of the ScAlN material, while significantly reducing the problems of leakage as encountered with FIGS. 2 and 3.
  • Suitable materials for the rare-earth III-nitride material include ScAlN, YAlN, LaAlN, PrAlN, GdAlN, ErAlN and combinations thereof. Particularly useful rare-earth III-nitride materials are ScAlN, YAlN and combinations thereof.
  • In the configuration as shown in FIGS. 4-8, enhanced charge confinement becomes substantially easier to incorporate into the heterostructure as the addition of additional buried layers in heterostructure (as would be required in the metal-polar configuration such as FIG. 2 or 3) is no longer required. Instead, optional capping layers can be added to the surface (such as in FIG. 8). Thus, the N-polar orientation provides substantial benefits as compared to the metal-polar configuration for HEMT heterostructures with very high 2DEG charge density.
  • A further advantage of the configurations shown in FIGS. 4-8 is the ScAlN (or other rare-earth III-nitride material) barrier layer is no longer exposed to air and instead is positioned within the heterostructure. This helps prevent the incidental processing or surface degradation of the ScAlN charge generation layer.
  • Further, ohmic contacts are able to be made without passing through the barrier layer which could otherwise disturb the 2DEG formed by the contact between the channel layer and the barrier layer.
  • FIG. 6 shows a simplified non-limiting configuration wherein a device 300 has substrate 310, a nucleation layer 312, a ScAlN barrier layer 314 and channel layer 316. In this configuration, the buffer and transition layers of FIG. 5 are avoided. Nevertheless, device 300 as shown in FIG. 6 still produces desirable affects from utilizing the ScAlN barrier layer as disclosed herein.
  • FIG. 7 illustrates a further non-limiting configuration which is even more basic than the configurations of FIG. 6. In this configuration, device 400 has substrate 410 with barrier layer 412 deposited directly thereon, and channel layer 414 deposited directly on barrier layer 412.
  • Finally, FIG. 8 illustrates a still further non-limiting configuration wherein device 500 has substrate 510 with a nucleation layer 512, GaN buffer layer 514, charge mitigation transition layer 516, ScAlN barrier layer 518, UID GaN channel layer 520 and, optionally, one or more capping layers 522.
  • In this configuration, the capping layers can be an etch stop layer, an interlayer, an upper barrier layer, or one or more of these layers in combination. These capping layers can be used in any of the other configurations as well, as illustrated in FIGS. 6 and 7, as non-limiting examples.
  • The substrate of the various configurations disclosed herein can be any substrate suitable for the purposes discussed herein, such as SiC, sapphire, GaN, AlN, Si, etc. Because the various heterostructures disclosed herein are N-polar orientated, the orientation of the substrate must be consistent with the subsequent growth approach used to form the nucleation and/or buffer layers (if present) such that the charge generation layer and UID channel layer form with the top surface having a N-polar orientation.
  • It should also be appreciated that only the barrier layer and channel layer need to be N-polar. Other layers can have different configurations. While it would be most typical for the entire heterostructure to be N-polar oriented, alternate strategies are known in the art to control or flip III-nitride crystal polarization. In the most typical approach, the first grown layer (such as a nucleation layer) is grown in a manner as to ensure the surface has an N-polar polarity which is then maintained for the remainder of the heterostructure. However, as long as, first, the buffer and/or nucleation layers below the barrier layer do not cause unintentional leakage pathways to form, and second, the buffer and/or nucleation layers may be used to successfully grow the subsequent N-polar barrier and channel layers, the buffer and/or nucleation layers may be any combination of crystal orientation.
  • It is particularly effective for the respective layers to be grown such that each layer provides a base layer for proper epitaxial growth of the next layer. In some instances, a nucleation layer may be useful in transitioning from one material to the next, for example from substrate to buffer or barrier layers. In addition, charge mitigation transition and/or charge mitigation buffer layers can be useful when positioned between specific layers as well. Further, it should be understood that a single thin N-polar interlayer (such as AlN) or multiple thin N-polar interlayers (such as GaN and AlN) may be incorporated between the barrier layer and channel layer, as is known in the art.
  • It should be appreciated that the use of ScAlN as the barrier material provides a 2-3 times increase in charge density as compared to standard AlGaN HEMTs which results in a much greater benefit due to enhanced charge confinement. Further, flipping the material polarization to N-polar, as disclosed herein, produces significantly more freedom to design material structures that provide the enhanced charge confinement as set forth above, to numerous different configurations that will be apparent to a person having ordinary skill in the art when considering this disclosure.
  • It should also be appreciated that while the present disclosure is made in terms of a heterostructure, this heterostructure could itself be a component of a device having well known components such as a gate and/or ohmic contacts, in order to function as a transistor.
  • Various features that are shown and described in one figure or embodiment can be combined with other features that are shown and described in other figures and embodiments without limitation, and all such combinations are considered disclosed herein.
  • One or more embodiments of the present disclosure have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, different materials and configurations could be utilized, and transistor structures having different shapes or configurations may benefit from this disclosure. Accordingly, other embodiments are within the scope of the following claims.

Claims (16)

What is claimed is:
1. A high electron mobility transistor heterostructure, comprising:
a substrate;
a N-polar channel layer; and
a N-polar barrier layer positioned between the substrate and the channel layer, wherein the barrier layer comprises a rare-earth III-nitride material.
2. The heterostructure of claim 1, wherein the rare earth III-nitride material is selected from the group consisting of ScAlN, YAlN, LaAlN, PrAlN, GdAlN, ErAlN and combinations thereof.
3. The heterostructure of claim 1, wherein the rare earth III-nitride material is selected from the group consisting of ScAlN, YAlN and combinations thereof.
4. The heterostructure of claim 1, further comprising at least one of a nucleation layer, a buffer layer, and a charge mitigation transition layer between the substrate and the barrier layer.
5. The heterostructure of claim 1, further comprising a nucleation layer between the substrate and the barrier layer.
6. The heterostructure of claim 5, wherein the nucleation layer comprises an AlN nucleation layer.
7. The heterostructure of claim 5, further comprising a buffer layer between the nucleation layer and the barrier layer.
8. The heterostructure of claim 7, wherein the buffer layer comprises a GaN buffer layer.
9. The heterostructure of claim 7, further comprising a charge mitigation transition layer between the buffer layer and the barrier layer.
10. The heterostructure of claim 9, wherein the charge mitigation transition layer comprises a graded rare-earth III-nitride alloy layer.
11. The heterostructure of claim 9, wherein the charge mitigation transition layer comprises a doped GaN layer.
12. The heterostructure of claim 1, further comprising at least one capping layer disposed opposite from the barrier layer relative to the channel layer.
13. The heterostructure of claim 12, wherein the at least one capping layer is selected from the group consisting of an etch stop layer, an interlayer, an upper barrier and combinations thereof.
14. The heterostructure of claim 1, wherein the channel layer comprises a GaN channel layer.
15. The heterostructure of claim 1, wherein the rare-earth III-nitride material of the barrier layer is in an N-polar orientation.
16. The heterostructure of claim 1, wherein the buffer layer is in an N-polar orientation.
US17/666,671 2021-02-12 2022-02-08 Rare-earth iii-nitride n-polar hemt Pending US20220262937A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/666,671 US20220262937A1 (en) 2021-02-12 2022-02-08 Rare-earth iii-nitride n-polar hemt

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US202163148794P 2021-02-12 2021-02-12
US17/666,671 US20220262937A1 (en) 2021-02-12 2022-02-08 Rare-earth iii-nitride n-polar hemt

Publications (1)

Publication Number Publication Date
US20220262937A1 true US20220262937A1 (en) 2022-08-18

Family

ID=80685049

Family Applications (1)

Application Number Title Priority Date Filing Date
US17/666,671 Pending US20220262937A1 (en) 2021-02-12 2022-02-08 Rare-earth iii-nitride n-polar hemt

Country Status (6)

Country Link
US (1) US20220262937A1 (en)
EP (1) EP4292131A1 (en)
JP (1) JP2024507149A (en)
KR (1) KR20230142613A (en)
TW (1) TWI839680B (en)
WO (1) WO2022173718A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116581018B (en) * 2023-07-12 2023-10-20 江西兆驰半导体有限公司 Composite buffer layer, preparation method thereof, epitaxial wafer and high-electron-mobility transistor
CN117855355B (en) * 2024-03-04 2024-05-14 江西兆驰半导体有限公司 Light-emitting diode epitaxial wafer, preparation method thereof and light-emitting diode

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180138303A1 (en) * 2016-11-11 2018-05-17 Robert L. Coffie Transistor structure including a scandium gallium nitride back-barrier layer

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10734512B2 (en) * 2016-04-11 2020-08-04 Qorvo Us, Inc. High electron mobility transistor (HEMT) device
US11063114B2 (en) * 2018-11-20 2021-07-13 Iqe Plc III-N to rare earth transition in a semiconductor structure

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180138303A1 (en) * 2016-11-11 2018-05-17 Robert L. Coffie Transistor structure including a scandium gallium nitride back-barrier layer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Frei Kathrin, "Epitaxial Growth of ScAlN Films for the Application as Novel Barrier Material in GaN-based HEMTs " https://d-nb.info/1206095733/34 (Year: 2019) *

Also Published As

Publication number Publication date
JP2024507149A (en) 2024-02-16
KR20230142613A (en) 2023-10-11
TW202247461A (en) 2022-12-01
WO2022173718A1 (en) 2022-08-18
EP4292131A1 (en) 2023-12-20
TWI839680B (en) 2024-04-21

Similar Documents

Publication Publication Date Title
JP5813279B2 (en) Cap layer containing aluminum nitride for nitride-based transistors and method of making the same
US10020361B2 (en) Circuit structure having islands between source and drain and circuit formed
KR101124937B1 (en) Cap layers and/or passivation layers for nitride-based transistors, transistor structures and methods of fabricating same
US20220262937A1 (en) Rare-earth iii-nitride n-polar hemt
US7465968B2 (en) Semiconductor device and method for fabricating the same
US10553697B1 (en) Regrowth method for fabricating wide-bandgap transistors, and devices made thereby
JP2007165431A (en) Field effect transistor, and method of fabrication same
JPWO2010084727A1 (en) Field effect transistor and manufacturing method thereof
WO2011024754A1 (en) Group iii nitride laminated semiconductor wafer and group iii nitride semiconductor device
US20180138305A1 (en) Semiconductor device and method of manufacturing the same
KR20150051822A (en) High electron mobility transistor and method of manufacturing the same
US20220029007A1 (en) Semiconductor structure and semiconductor device
JP5568891B2 (en) Heterojunction field effect transistor and manufacturing method thereof
CN111613535A (en) Semiconductor structure and preparation method thereof
US20130069074A1 (en) Power device and method of manufacturing the same
Wong et al. N-polar III-nitride transistors
US20220157980A1 (en) Nitride semiconductor device
JP2009302191A (en) Semiconductor device and its manufacturing method
JP2015126034A (en) Field effect semiconductor element
CN115050830A (en) Epitaxial structure of semiconductor device, preparation method of epitaxial structure and semiconductor device
US20220416068A1 (en) High electron mobility transistor and method of forming the same
CN116936645B (en) P-channel Schottky barrier diode and manufacturing method thereof
WO2024040465A1 (en) Nitride-based semiconductor device and method for manufacturing the same
JP2023167538A (en) Semiconductor device
KR20220028902A (en) Heterojunction field effect transistor

Legal Events

Date Code Title Description
AS Assignment

Owner name: RAYTHEON COMPANY, MASSACHUSETTS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAHHAN, MAHER BISHARA;LOGAN, JOHN ANDREW;SCHULTZ, BRIAN DOUGLAS;SIGNING DATES FROM 20220202 TO 20220203;REEL/FRAME:058920/0191

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED