US20210217720A1 - Semiconductor devices including thick pad - Google Patents
Semiconductor devices including thick pad Download PDFInfo
- Publication number
- US20210217720A1 US20210217720A1 US16/983,296 US202016983296A US2021217720A1 US 20210217720 A1 US20210217720 A1 US 20210217720A1 US 202016983296 A US202016983296 A US 202016983296A US 2021217720 A1 US2021217720 A1 US 2021217720A1
- Authority
- US
- United States
- Prior art keywords
- pad
- insulation layer
- primary
- semiconductor device
- horizontal wiring
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49866—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/0346—Plating
- H01L2224/03462—Electroplating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/03901—Methods of manufacturing bonding areas involving a specific sequence of method steps with repetition of the same manufacturing step
- H01L2224/03902—Multiple masking steps
- H01L2224/03903—Multiple masking steps using different masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05006—Dual damascene structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05563—Only on parts of the surface of the internal layer
- H01L2224/05564—Only on the bonding interface of the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05575—Plural external layers
- H01L2224/0558—Plural external layers being stacked
- H01L2224/05582—Two-layer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13006—Bump connector larger than the underlying bonding area, e.g. than the under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24101—Connecting bonding areas at the same height
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/24155—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/245—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/821—Forming a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/821—Forming a build-up interconnect
- H01L2224/82101—Forming a build-up interconnect by additive methods, e.g. direct writing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/821—Forming a build-up interconnect
- H01L2224/82106—Forming a build-up interconnect by subtractive methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1035—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the device being entirely enclosed by the support, e.g. high-density interconnect [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- Apparatuses and methods consistent with example embodiments of the inventive concepts relate to semiconductor devices and a method of manufacturing the same.
- Semiconductor devices may each include a plurality of pads.
- a plurality of solder balls may be formed on the plurality of pads.
- An electrical connection between the plurality of solder balls and the plurality of pads largely affects an electrical characteristic of the semiconductor devices.
- Various factors can affect the electrical connection between the solder balls and the pads.
- Various research for enhancing the physical and/or electrical reliability of the electrical connection is being done by employing a connection structure between the plurality of solder balls and the plurality of pads.
- the example embodiments are directed to a semiconductor device having a good electrical characteristic and/or high reliability, and a method of manufacturing the semiconductor device, in which a manufacturing process is simplified.
- a semiconductor device may include a semiconductor chip in an encapsulant.
- a first insulation layer may be on the encapsulant and the semiconductor chip.
- a horizontal wiring and a primary pad may be on the first insulation layer, and a thickness of the primary pad may be substantially the same as a thickness of the horizontal wiring.
- a secondary pad may be on the primary pad.
- a second insulation layer may be on the first insulation layer; the second insulation layer may be covering the horizontal wiring.
- a solder ball may be on the primary pad and the secondary pad.
- a semiconductor device may include a semiconductor chip in a package substrate.
- a first insulation layer may be disposed on the package substrate and the semiconductor chip.
- a horizontal wiring and a primary pad may be disposed on the first insulation layer; and a thickness of the primary pad may be substantially the same as a thickness of the horizontal wiring.
- a secondary pad may be disposed on the primary pad.
- a second insulation layer covering the horizontal wiring may be disposed on the first insulation layer.
- a solder ball may be disposed on the primary pad and the secondary pad.
- a semiconductor device may include a stack of semiconductor packages, the stacking including a plurality of semiconductor packages stacked.
- Each of the plurality of semiconductor packages may include a semiconductor chip in a package substrate.
- a first insulation layer may be disposed on the package substrate and the semiconductor chip.
- a horizontal wiring and a primary pad may be disposed on the first insulation layer; a thickness of the primary pad may be substantially the same as a thickness of the horizontal wiring.
- a secondary pad may be disposed on the primary pad.
- a second insulation layer covering the horizontal wiring may be disposed on the first insulation layer.
- a solder ball may be disposed on the primary pad and the secondary pad.
- FIG. 1 is a cross-sectional view for describing a semiconductor device according to some example embodiments.
- FIGS. 2 to 4 and 11 to 17 are enlarged views illustrating a portion of FIG. 1 .
- FIGS. 5 to 10 are layouts illustrating some elements of FIG. 1 .
- FIG. 18 is a cross-sectional view for describing a semiconductor device according to some example embodiments.
- FIG. 19 is an enlarged view illustrating a portion of FIG. 18 .
- FIG. 20 is a cross-sectional view for describing a semiconductor device according to some example embodiments.
- FIG. 21 is an enlarged view illustrating a portion of FIG. 20 .
- FIG. 22 is a cross-sectional view for describing a semiconductor device according to some example embodiments.
- FIGS. 23 to 35 are cross-sectional views for describing some example methods of manufacturing a semiconductor device, according to an example embodiment.
- FIG. 36 is a cross-sectional view for describing some example semiconductor devices according to an example embodiment.
- FIG. 37 shows a schematic of an electronic device that may include the aforementioned semiconductor devices according to some example embodiments.
- spatially relative terms such as “above,” “below,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly. In addition, when an element is referred to as being “between” two elements, the element may be the only element between the two elements, or one or more other intervening elements may be present.
- FIG. 1 is a cross-sectional view for describing a semiconductor device according to some example embodiments.
- FIGS. 2 to 4 are enlarged views illustrating a portion I of FIG. 1 ;
- FIGS. 5 to 10 are layouts illustrating some elements of FIG. 1 , and
- FIGS. 11 to 17 are enlarged views illustrating the portion I of FIG. 1 .
- the semiconductor devices according to an example embodiment may include a panel level package (PLP) or a wafer level package (WLP).
- PLP panel level package
- WLP wafer level package
- the semiconductor device may include a semiconductor chip 31 , an encapsulant 35 , a package substrate 41 , a first insulation layer 51 , a second insulation layer 53 , a plurality of contact plugs 65 , a horizontal wiring 68 , a plurality of primary pads 69 , a plurality of secondary pads 79 , and a plurality of solder balls 82 .
- the semiconductor chip 31 may include a plurality of chip pads 33 .
- the package substrate 41 may include a plurality of internal wirings 45 , a plurality of bottom connection terminals 43 , and a plurality of top connection terminals 47 .
- the example embodiment is not so limited, and may, for example, one or more redistribution patterns connecting the top connection terminals 47 and the bottom connection terminals 43 .
- the redistribution pattern may stagger the internal wirings 45 , to allow different spacing between the top connection terminals 47 when compared to the bottom connection terminals 43 .
- each of the plurality of contact plugs 65 may correspond to a redistribution layer (RDL).
- RDL redistribution layer
- each of the plurality of contact plugs 65 may include a first barrier layer 61 , a first seed layer 62 , and a conductive core 63 .
- the first barrier layer 61 may be omitted.
- the first seed layer 62 may have a lattice parameter equal to or between the lattice parameters of the conductive core 63 layer and the layer directly beneath the seed layer; and/or the seed layer may be thin enough to prevent and/or mitigate the lattice strain due to lattice mismatch between the materials of the conductive core 63 and other layer.
- the first seed layer 62 may have a lattice parameter between the lattice parameters of the conductive core 63 and the first barrier layer 61 , or, in the case wherein the first barrier layer is omitted, the first seed layer 62 may have a lattice parameter between the lattice parameters of the conductive core 63 and the top connection terminals 47 .
- the first seed layer 62 may, therefore, also promote adhesion between the conductive core 63 and the layer directly under the first seed layer 62 , thus preventing the decohesion of the conductive core 63 due to lattice mismatch.
- the first seed layer 62 may help promote the nucleation of seed crystals during the deposition of the conductive core 63 .
- the conductive core 63 may be formed from the already-nucleated seeds increasing in size and/or from the formation of new nucleated seeds.
- the semiconductor chip 31 may be disposed on the package substrate 41 .
- the encapsulant 35 may be disposed between the package substrate 41 and the semiconductor chip 31 .
- the encapsulant 35 may surround a bottom surface of side surfaces of the semiconductor chip 31 .
- the encapsulant 35 may extend to a bottom surface of the package substrate 41 .
- An edge of each of the plurality of bottom connection terminals 43 may be covered by the encapsulant 35 .
- a center portion of each of the plurality of bottom connection terminals 43 may be exposed.
- the plurality of top connection terminals 47 may be electrically connected to the plurality of bottom connection terminals 43 via the plurality of internal wirings 45 , respectively.
- Top surfaces of the package substrate 41 , the plurality of top connection terminals 47 , the encapsulant 35 , and the semiconductor chip 31 may be substantially coplanar.
- the first insulation layer 51 may be on the package substrate 41 , the encapsulant 35 , and the semiconductor chip 31 .
- the plurality of contact plugs 65 may be in the first insulation layer 51 .
- the horizontal wiring 68 and the plurality of primary pads 69 may be on the first insulation layer 51 .
- the plurality of contact plugs 65 may extend from an upper surface of the first insulation layer 51 to an inner portion of the first insulation layer 51 . Some of the plurality of contact plugs 65 may pass through the first insulation layer 51 and may contact the plurality of top connection terminals 47 . Some of the plurality of contact plugs 65 may be electrically connected to the plurality of top connection terminals 47 . Some of the plurality of contact plugs 65 may pass through the first insulation layer 51 and may contact the plurality of chip pads 33 . Some of the plurality of contact plugs 65 may be electrically connected to the plurality of chip pads 33 . Some of the plurality of contact plugs 65 may be electrically connected to both a chip pad 33 and a top connection terminal 47 .
- the first seed layer 62 may surround a side surface and a bottom of the conductive core 63 .
- the first barrier layer 61 may surround an outer portion and a bottom of the first seed layer 62 .
- the horizontal wiring 68 may overlap an upper portion of both the semiconductor chip 31 and the package substrate 41 .
- the horizontal wiring 68 may be on the plurality of contact plugs 65 , and may electrically connect two or more of the contact plugs 65 .
- the horizontal wiring 68 may partially overlap an upper portion of at least one contact plug 65 selected from among the plurality of contact plugs 65 .
- the horizontal wiring 68 may be in continuity with a primary pad 69 and/or an upper portion of the conductive core 63 .
- the first barrier layer 61 may extend to a portion between the horizontal wiring 68 and the first insulation layer 51 .
- the first seed layer 62 may extend to a portion between the horizontal wiring 68 and the first insulation layer 51 .
- the plurality of primary pads 69 may be on the plurality of contact plugs 65 .
- the plurality of primary pads 69 may partially overlap the plurality of contact plugs 65 .
- Each of the plurality of primary pads 69 may be in continuity with an upper portion of the conductive core 63 .
- the first barrier layer 61 may extend to a portion between the plurality of primary pads 69 and the first insulation layer 51 .
- the first seed layer 62 may extend to a portion between the plurality of primary pads 69 and the first barrier layer 61 .
- the first barrier layer 61 may be between the first seed layer 62 and the first insulation layer 51 , between the first seed layer 62 and the plurality of top connection terminals 47 , and between the first seed layer 62 and the plurality of chip pads 33 .
- At least one of the plurality of primary pads 69 may be in continuity with a side surface of the horizontal wiring 68 .
- the plurality of primary pads 69 , the horizontal wiring 68 , and the conductive core 63 may have been formed simultaneously, and, therefore, may include the same material layer.
- the plurality of primary pads 69 , the horizontal wiring 68 , and the conductive core 63 may include a conductive material layer, for example, a copper (Cu) layer formed by an electroplating process.
- Each of the plurality of primary pads 69 may have substantially the same thickness (e.g., as measured in a direction perpendicular to the upper surface of the primary pads 69 ) as that of the horizontal wiring 68 .
- a side surface of each of the plurality of primary pads 69 may have substantially the same profile as the side surface of the horizontal wiring 68 .
- the plurality of secondary pads 79 may be on the plurality of primary pads 69 .
- the plurality of secondary pads 79 may include the same material as that of each of the plurality of primary pads 69 .
- the plurality of primary pads 69 and the plurality of secondary pads 79 may include the same conductive material.
- the plurality of primary pads 69 and the plurality of secondary pads may both include a Cu layer.
- the plurality of primary pads 69 may be between the first seed layer 62 and the plurality of secondary pads 79 .
- Each of the plurality of secondary pads 79 may include various shapes.
- Each of the plurality of secondary pads 79 may include an inverted trapezoidal shape having a width which increases in a direction distancing from the plurality of primary pads 69 .
- the plurality of secondary pads 79 may have a narrow width at the surface in contact with the plurality of primary pads 69 when compared to opposite, upper surface.
- Each of the plurality of secondary pads 79 may have a narrower width than that of one primary pad adjacent thereto among the plurality of primary pads 69 .
- each of the plurality of secondary pads 79 may sit completely within an area defined by the upper surface of the one primary pad of the plurality of primary pads 69 upon which the secondary pad 79 sits.
- Each of the plurality of secondary pads 79 may directly contact a top surface of one primary pad adjacent thereto among the plurality of primary pads 69 .
- Each of the plurality of secondary pads 79 may be aligned at a center of one primary pad adjacent thereto among the plurality of primary pads 69 .
- the second insulation layer 53 may be on the first insulation layer 51 .
- the second insulation layer 53 may cover the horizontal wiring 68 , the side surfaces of the plurality of primary pads 69 , and an edge of a top surface of each of the plurality of primary pads 69 .
- the plurality of solder balls 82 may be disposed on the plurality of primary pads 69 and the plurality of secondary pads 79 .
- the plurality of solder balls may include a solder, for example, a SnAgCu (SAC) solder.
- the solder may include a conductive eutectic alloy with a melting temperature below the melting temperature of the conductive material included in the plurality of secondary pads 79 and primary pads 69 and/or the degradation temperature of the second insulation layer 53 .
- the plurality of solder balls 82 may extend from an upper surface of the second insulation layer 53 to an inner portion of the second insulation layer 53 .
- the plurality of solder balls 82 may extend to a level higher than a top surface of the second insulation layer 53 .
- the plurality of solder balls 82 may pass through the second insulation layer 53 to contact top surfaces and side surfaces of the plurality of secondary pads 79 and top surfaces of the plurality of primary pads 69 .
- the second insulation layer 53 may cover the horizontal wiring 68 , cover the side surfaces of the plurality of primary pads 69 , cover the top surfaces of the plurality of primary pads 69 , cover side surfaces of the plurality of secondary pads 79 , and cover edges of the plurality of secondary pads 79 .
- the plurality of solder balls 82 may pass through the second insulation layer 53 to contact the top surfaces of the plurality of secondary pads 79 .
- the second insulation layer 53 may cover the horizontal wiring 68 , cover the side surfaces of the plurality of primary pads 69 , partially cover the top surfaces of the plurality of primary pads 69 , partially cover the side surfaces of the plurality of secondary pads 79 , and partially cover the edges of the plurality of secondary pads 79 .
- the plurality of solder balls 82 may pass through the second insulation layer 53 to partially contact the top surfaces and the side surfaces of the plurality of secondary pads 79 and the top surfaces of the plurality of primary pads 69 .
- the secondary pad 79 may overlap the primary pad 69 .
- the secondary pad 79 may have a width which is narrower than that of the primary pad 69 .
- the secondary pad 79 may be disposed adjacent to a center of the primary pad 69 .
- the secondary pad 79 may include a polygonal and/or a circular shape when viewed in a plan view.
- the secondary pad 79 may include a circle, an oval, an ellipse, a quadrangle with round corners, a quadrangle, a pentagonal, and/or the like.
- the secondary pad 79 may include a bar shape.
- the secondary pad 79 may include, for example, a combination of bar shapes and a space and/or a single bar (not illustrated).
- the secondary pad 79 may include a ring, for example, a circular ring shape, a tetragonal ring shape, a polygonal ring shape, or a combination thereof.
- the secondary pad 79 may include a combination of a ring shape and a target shape.
- the secondary pad 79 may include a combination of bar shapes, ring shapes, and space.
- the combination of the bar shapes, ring shapes, and/or space to form a single shape with a pattern, for example a zigzag, may be referred to as an embossing shape.
- the combination of the bar shapes, ring shapes, and/or space to form a single shape without a pattern may be referred to as an amoebic shape (not illustrated).
- the secondary pad 79 may include, for example, a zigzag shape and/or an amoebic shape.
- the secondary pad 79 may include a region with an embossed shape and a region with an amoebic shape.
- the secondary pad 79 may include a plurality of pillar shapes, a plurality of embossing shapes, or a combination thereof.
- each of the plurality of secondary pads 79 may include a plurality of pillar shapes when viewed in a cross-sectional view.
- the second insulation layer 53 may cover the horizontal wiring 68 , cover the side surfaces of the plurality of primary pads 69 , partially cover the top surfaces of the plurality of primary pads 69 , partially cover the side surfaces of the plurality of secondary pads 79 , and partially cover the edges of the plurality of secondary pads 79 .
- the plurality of solder balls 82 may pass through the second insulation layer 53 to partially contact the top surfaces and the side surfaces of the plurality of secondary pads 79 and the top surfaces of the plurality of primary pads 69 .
- a plurality of first undercut regions UC 1 may be formed between the plurality of primary pads 69 and the first insulation layer 51 and between the horizontal wiring 68 and the first insulation layer 51 .
- the second insulation layer 53 may extend to an inner portion of each of the plurality of first undercut regions UC 1 .
- the second insulation layer 53 may contact bottom surfaces of the plurality of primary pads 69 and bottom surfaces of the horizontal wiring 68 .
- the second insulation layer 53 may contact side surfaces of the first barrier layer 61 and the first seed layer 62 .
- the side surfaces of the plurality of primary pads 69 may have substantially the same profile as the side surface of the horizontal wiring 68 .
- Each of the horizontal wiring 68 and the plurality of primary pads 69 may include an inverted trapezoidal shape where a horizontal width of an upper portion thereof is wider than that of a lower portion thereof.
- Each of the horizontal wiring 68 and the plurality of primary pads 69 may have a width which decreases toward the semiconductor chip 31 and/or the package substrate 41 .
- Each of the horizontal wiring 68 and the plurality of primary pads 69 may have a width which increases toward one secondary pad 79 adjacent thereto among the plurality of secondary pads 79 .
- the side surfaces of the plurality of primary pads 69 may have substantially the same profile as the side surface of the horizontal wiring 68 .
- Each of the horizontal wiring 68 and the plurality of primary pads 69 may include a trapezoidal shape where a horizontal width of an upper portion thereof is narrower than that of a lower portion thereof.
- Each of the horizontal wiring 68 and the plurality of primary pads 69 may have a width which increases toward the semiconductor chip 31 or the package substrate 41 .
- Each of the horizontal wiring 68 and the plurality of primary pads 69 may have a width which increases toward one secondary pad 79 adjacent thereto among the plurality of secondary pads 79 .
- a conductive core 63 , a horizontal wiring 68 , and a plurality of primary pads 69 may be on a first seed layer 62 .
- the first barrier layer ( 61 of FIG. 2 ) may be omitted.
- FIG. 18 is a cross-sectional view for describing semiconductor devices according to some example embodiments
- FIG. 19 is an enlarged view illustrating a portion II of FIG. 18 .
- a second seed layer 72 may be between a plurality of primary pads 69 and a plurality of secondary pads 79 .
- a plurality of second undercut regions UC 2 may be disposed between the plurality of primary pads 69 and the plurality of secondary pads 79 .
- a plurality of solder balls 82 may extend to inner portions of the plurality of second undercut regions UC 2 . The plurality of solder balls 82 may contact bottom surfaces of the plurality of secondary pads 79 and side surfaces of the second seed layer 72 .
- FIG. 20 is a cross-sectional view for describing semiconductor devices according to some example embodiments
- FIG. 21 is an enlarged view illustrating a portion III of FIG. 20 .
- each of a plurality of contact plugs 65 may include a first barrier layer 61 , a first seed layer 62 , and a conductive core 63 . Top surfaces of the first insulation layer 51 and the plurality of contact plugs 65 may be substantially coplanar.
- the horizontal wiring 68 and the plurality of primary pads 69 may be on the first insulation layer 51 and the plurality of contact plugs 65 .
- a second barrier layer 66 and a third seed layer 67 may be disposed between the horizontal wiring 68 and the first insulation layer 51 and between the plurality of primary pads 69 and the first insulation layer 51 .
- the third seed layer 67 may be between the horizontal wiring 68 and the second barrier layer 66 and between the plurality of primary pads 69 and the second barrier layer 66 .
- FIG. 22 is a cross-sectional view for describing semiconductor devices according to some example embodiments.
- the semiconductor devices according to an example embodiment may include a package on package (POP).
- POP package on package
- the semiconductor devices may include a plurality of semiconductor packages P 1 to P 4 which are sequentially stacked.
- the plurality of semiconductor packages P 1 to P 4 may include a first semiconductor package P 1 , a second semiconductor package P 2 , a third semiconductor package P 3 , and a fourth semiconductor package P 4 .
- Each of the plurality of semiconductor packages P 1 to P 4 may include elements similar to the elements described above with reference to FIGS. 1 to 21 .
- the first semiconductor package P 1 may include a semiconductor chip 31 , an encapsulant 35 , a package substrate 41 , a first insulation layer 51 , a second insulation layer 53 , a plurality of contact plugs 65 , a horizontal wiring 68 , a plurality of primary pads 69 , a plurality of secondary pads 79 , and a plurality of solder balls 82 .
- the semiconductor chip 31 may include a plurality of chip pads 33 .
- the package substrate 41 may include a plurality of internal wirings 45 , a plurality of bottom connection terminals 43 , and a plurality of top connection terminals 47 .
- FIGS. 23 to 30 are cross-sectional views for describing methods of manufacturing semiconductor devices, according to an example embodiment.
- a semiconductor chip 31 may be attached on an inner portion of a package substrate 41 by using an encapsulant 35 .
- the encapsulant 35 may surround a bottom surface and side surfaces of the semiconductor chip 31 .
- the encapsulant 35 may extend to a portion between the package substrate 41 and the semiconductor chip 31 .
- the semiconductor chip 31 may include an application processor (AP), a microprocessor, a controller, a volatile memory, a non-volatile memory, or a combination thereof.
- the semiconductor chip 31 may include a plurality of chip pads 33 .
- the plurality of chip pads 33 may be formed adjacent to a top surface of the semiconductor chip 31 .
- the plurality of chip pads 33 may include a conductive material, for example, metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof.
- the package substrate 41 may include a plurality of internal wirings 45 , a plurality of bottom connection terminals 43 , and a plurality of top connection terminals 47 .
- the plurality of internal wirings 45 may include a plurality of internal horizontal wirings and a plurality of internal contact plugs.
- the plurality of top connection terminals 47 may be electrically connected to the plurality of bottom connection terminals 43 via the plurality of internal wirings 45 , respectively.
- the package substrate 41 may include an insulator material, like a plastic (e.g., polyester, polyimide, or the like), and may, for example, include a rigid printed circuit board, a flexible printed circuit board, a rigid-flexible printed circuit board, or a combination thereof.
- Each of the plurality of internal wirings 45 , the plurality of bottom connection terminals 43 , and the plurality of top connection terminals 47 may include a conductive material like metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof.
- the plurality of top connection terminals 47 may include Cu.
- the encapsulant 35 may include resin such as epoxy resin, thermoplastic resin such as polyimide, or resin where a reinforcing agent such as an inorganic filler is added thereto.
- the resin may be a thermocurable resin and/or a photosensitive resin.
- the encapsulant 35 may include Ajinomoto build-up film (ABF), FR-4, bismaleimide triazine (BT) resin, or a combination thereof.
- the encapsulant 35 may include an epoxy molding compound (EMC), underfill, a non-conductive film (NCF), a non-conductive paste (NCP), a photosensitive material, or a combination thereof.
- the encapsulant 35 may extend to a bottom surface of the package substrate 41 . An edge of each of the plurality of bottom connection terminals 43 may be covered by the encapsulant 35 . A center portion of each of the plurality of bottom connection terminals 43 may be exposed.
- the first insulation layer 51 may be formed on the package substrate 41 , the encapsulant 35 , and the semiconductor chip 31 .
- the first insulation layer 51 may cover the semiconductor chip 31 .
- the first insulation layer 51 may include an insulative material, for example, silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, high-K dielectrics, or a combination thereof.
- the first insulation layer 51 may include photosensitive polyimide (PSPI).
- PSPI photosensitive polyimide
- the first insulation layer 51 may include ABF.
- a first seed layer 62 -A may be formed on the first insulation layer 51 .
- the first seed layer 62 -A may cover the first insulation layer 51 , may extend an inner portion of the first insulation layer 51 , and may be connected to the plurality of top connection terminals 47 and the plurality of chip pads 33 .
- the first seed layer 62 -A may include a metal layer (for example a Cu layer) which is formed by using a chemical vapor deposition (CVD) process or a physical vapor deposition (PVD) process.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- a first barrier layer ( 61 of FIG. 2 ) may be formed on the first insulation layer 51 .
- the first barrier layer ( 61 of FIG. 2 ) may include titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), or a combination thereof.
- the first barrier layer ( 61 of FIG. 2 ) may be formed between the first seed layer 62 -A and the first insulation layer 51 , between the first seed layer 62 -A and the plurality of top connection terminals 47 , and between the first seed layer 62 and the plurality of chip pads 33 .
- the first barrier layer may mitigate or prevent the migration of atoms from the seed layer to the first insulation layer 51 .
- a first mask pattern 55 M may be formed on the first seed layer 62 -A.
- the first mask pattern 55 M may include, for example, a dry film (DF).
- a process of forming the first mask pattern 55 M may include an exposure process and a development process.
- a horizontal wiring 68 and a plurality of primary pads 69 may be formed on the first seed layer 62 -A by using an electroplating process.
- the conductive core ( 63 of FIG. 2 ) may be formed in the middle of forming the horizontal wiring 68 and the plurality of primary pads 69 .
- the horizontal wiring 68 , the plurality of primary pads 69 and the conductive core ( 63 of FIG. 2 ) may include a metal layer, for example, a Cu layer.
- the first seed layer 62 -A may act as an electrode in the electroplating process, reducing metal containing ions to form a coherent metal coating on the exposed portions of the first seed layer 62 -A.
- the first seed layer 62 -A may be exposed by removing the first mask pattern 55 M.
- a second mask pattern 59 M covering the first seed layer 62 -A and the horizontal wiring 68 may be formed.
- the second mask pattern may be formed on the exposed first seed layer 62 -A and/or formed on first mask pattern 55 M.
- the second mask pattern 59 M may cover an edge of each of the plurality of primary pads 69 .
- the second mask pattern 59 M may partially cover the plurality of primary pads 69 .
- a top surface of each of the plurality of primary pads 69 may be partially exposed.
- the second mask pattern 59 M may include a DF.
- a process of forming the second mask pattern 59 M may include an exposure process and a development process.
- a plurality of secondary pads 79 may be formed on the plurality of primary pads 69 by using an electroplating process.
- the plurality of secondary pads 79 may include a metal layer, for example, a Cu layer.
- Each of the plurality of secondary pads 79 may include the shapes described above, for example, a bar shape, a ring shape, a plurality of pillar shapes, a plurality of embossing shapes, an amoebic shape, the like, or a combination thereof.
- the first seed layer 62 -A may be exposed by removing the second mask pattern 59 M.
- the first seed layer 62 may be formed.
- the first seed layer 62 may remain between the plurality of primary pads 69 and the first insulation layer 51 and between the horizontal wiring 68 and the first insulation layer 51 .
- a second insulation layer 53 may be formed on the first insulation layer 51 .
- the second insulation layer 53 may cover the horizontal wiring 68 , cover side surfaces of the plurality of primary pads 69 , and an edge of a top surface of each of the plurality of primary pads 69 .
- the second insulation layer 53 may include an insulative material, for example, silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, high-K dielectrics, or a combination thereof.
- the second insulation layer 53 may include PSPI.
- the second insulation layer 53 may include ABF.
- a plurality of solder balls 82 may be formed on the plurality of primary pads 69 and the plurality of secondary pads 79 .
- the plurality of solder balls 82 may include an SAC solder.
- FIGS. 31 to 35 are cross-sectional views for describing methods of manufacturing semiconductor devices, according to some example embodiments. Hereinafter, only a difference with other embodiments will be briefly described.
- a second seed layer 72 -A may be formed on the first seed layer 62 , the horizontal wiring 68 , and the plurality of primary pads 69 .
- the second seed layer 72 -A may include a metal layer (e.g., a Cu layer) which is formed by using a CVD process and/or a PVD process.
- a second mask pattern 59 M may be formed on the second seed layer 72 .
- a plurality of secondary pads 79 may be formed on the second seed layer 72 by using an electroplating process. The plurality of secondary pads 79 may be aligned on the plurality of primary pads 69 .
- the second mask pattern 59 M may be removed.
- the first seed layer 62 -A and the second seed layer 72 -A may be partially removed.
- a second insulation layer 53 may be formed and a plurality of solder balls 82 may be formed on the second insulation layer.
- FIG. 36 is a cross-sectional view for describing semiconductor devices according to an embodiment.
- the semiconductor devices according to some example embodiments may include a WLP.
- the semiconductor devices may include a semiconductor chip 31 , an encapsulant 35 , a plurality of chip connection terminals 37 , a first insulation layer 51 , a second insulation layer 53 , a plurality of contact plugs 65 , a horizontal wiring 68 , a plurality of primary pads 69 , a plurality of secondary pads 79 , a plurality of solder balls 82 , a substrate 121 , a rear insulation layer 132 , an internal encapsulant 135 , an adhesive 136 , and a plurality of through electrodes 145 .
- the semiconductor chip 31 may include a plurality of chip pads 33 .
- the substrate 121 may include a plurality of top connection terminals 123 , a plurality of bottom connection terminals 125 , and a plurality of internal wirings 127 .
- the substrate 121 may include a plurality of top connection terminals 123 , a plurality of bottom connection terminals 125 , and a plurality of internal wirings
- the semiconductor chip 31 may be disposed on the substrate 121 .
- the adhesive 136 may be disposed between the substrate 121 and the semiconductor chip 31 .
- the substrate 121 may include an insulator material, like a plastic (e.g., polyester, polyimide, or the like), and may, for example, include a rigid printed circuit board, a flexible printed circuit board, a rigid-flexible printed circuit board, or a combination thereof.
- the substrate 121 may include an RDL.
- the adhesive 136 may include a die attach film (DAF), underfill, an NCF, an NCP, or a combination thereof.
- DAF die attach film
- Each of the plurality of top connection terminals 123 , the plurality of bottom connection terminals 125 , and the plurality of internal wirings 127 may include a conductive material, for example, metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof.
- the rear insulation layer 132 may cover a bottom surface of the substrate 121 .
- the rear insulation layer 132 may cover edges of the plurality of bottom connection terminals 125 and may expose a center portion of each of the plurality of bottom connection terminals 125 .
- the plurality of top connection terminals 123 may be electrically connected to the plurality of bottom connection terminals 125 via the plurality of internal wirings 127 , respectively.
- the encapsulant 35 may be disposed on the substrate 121 .
- the encapsulant 35 may surround side surfaces of the semiconductor chip 31 .
- the plurality of through electrodes 145 may be disposed in the encapsulant 35 .
- the plurality of through electrodes 145 may pass through the encapsulant 35 and may be connected to the plurality of top connection terminals 123 .
- the plurality of through electrodes 145 may directly contact the plurality of top connection terminals 123 .
- the plurality of through electrodes 145 may include a metallic post (e.g., a copper power), a conductive bump, a bonding wire, or a combination thereof.
- the internal encapsulant 135 may be disposed on the semiconductor chip 31 .
- the internal encapsulant 135 may include an EMC, underfill, an NCF, an NCP, a photosensitive material, or a combination thereof.
- the internal encapsulant 135 may include thermocurable and/or photosensitive resin such as epoxy resin, thermoplastic resin such as polyimide, or resin where a reinforcing agent such as an inorganic filler is added thereto.
- the internal encapsulant 135 may include ABF, FR-4, BT resin, or a combination thereof.
- the plurality of chip connection terminals 37 may be formed on the plurality of chip pads 33 .
- the plurality of chip connection terminals 37 may pass through the internal encapsulant 135 and may contact the plurality of primary pads to the plurality of chip pads 33 .
- the plurality of chip connection terminals 37 may be electrically connected to the semiconductor chip 31 via the plurality of chip pads 33 .
- the plurality of chip connection terminals 37 may include a conductive material, for example, metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof.
- the plurality of chip connection terminals 37 may include a solder bump.
- the internal encapsulant 135 may be disposed between the semiconductor chip 31 and the first insulation layer 51 . Top surfaces of the encapsulant 35 , the plurality of through electrodes 145 , the internal encapsulant 135 , and the plurality of chip connection terminals 37 may be substantially coplanar.
- the first insulation layer 51 may be on the encapsulant 35 , the plurality of through electrodes 145 , the internal encapsulant 135 , and the plurality of chip connection terminals 37 .
- the plurality of contact plugs 65 may be in the first insulation layer 51 .
- the horizontal wiring 68 and the plurality of primary pads 69 may be on the first insulation layer 51 .
- a primary pad may be disposed on a seed layer.
- a secondary pad may be disposed on the primary pad.
- a solder ball may be disposed on the primary pad and the secondary pad. The solder ball may contact a top surface and a side surface of the secondary pad and may contact a top surface of the primary pad.
- a contact area between the solder ball and the secondary pad and a contact area between the solder ball and the primary pad may be increased or maximized.
- a semiconductor device having improved electrical characteristic and/or higher reliability may be implemented through a simplified process.
- the aforementioned semiconductor devices with a semiconductor chip in an encapsulant, a primary pad, and a secondary pad may be applied to various electronic devices including a bus and/or redistribution layer, for example as part of and/or connecting processing circuitry and/or memory.
- FIG. 37 shows a schematic of an electronic device that may include the aforementioned semiconductor devices according to some example embodiments.
- the electronic device 100 includes one or more electronic device components, including a processor (e.g., processing circuitry) 120 and a memory 130 that are communicatively coupled together via a bus 110 .
- a processor e.g., processing circuitry
- memory 130 that are communicatively coupled together via a bus 110 .
- the processing circuitry 120 may be included in, may include, and/or may be implemented by one or more instances of processing circuitry such as hardware including logic circuits, a hardware/software combination such as a processor executing software; or a combination thereof.
- the processing circuitry 120 may include, but is not limited to, a central processing unit (CPU), an application processor (AP), an arithmetic logic unit (ALU), a graphic processing unit (GPU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC) a programmable logic unit, a microprocessor, or an application-specific integrated circuit (ASIC), etc.
- CPU central processing unit
- AP application processor
- ALU arithmetic logic unit
- GPU graphic processing unit
- DSP digital signal processor
- microcomputer a field programmable gate array
- FPGA field programmable gate array
- SoC System-on-Chip
- ASIC application-specific integrated circuit
- the memory 130 may include a non-transitory computer readable storage device, for example a solid state drive (SSD), storing a program of instructions, and the processing circuitry 120 may be configured to execute the program of instructions to implement the functionality of the electronic device 100 .
- SSD solid state drive
- the electronic device 100 may include one or more additional components 140 , coupled to bus 110 , which may include, for example, a power supply, a light sensor, a light-emitting device, any combination thereof, or the like.
- one or more of the processing circuitry 120 , memory 130 , and/or one or more additional components 140 may include any semiconductor devices with a semiconductor chip, a primary pad, and a secondary pad according to any of the example embodiments described herein, such that the one or more of the processing circuitry 120 , memory 130 , and/or one or more additional components 140 , and thus, the electronic device 100 , may include the semiconductor chip 31 (refer to FIG. 1 ).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
- This U.S. non-provisional patent application claims priority from Korean Patent Application No. 10-2020-0005173, filed on Jan. 15, 2020, in the Korean Intellectual Property Office (KIPO), the disclosure of which is incorporated herein by reference in its entirety.
- Apparatuses and methods consistent with example embodiments of the inventive concepts relate to semiconductor devices and a method of manufacturing the same.
- Semiconductor devices may each include a plurality of pads. A plurality of solder balls may be formed on the plurality of pads. An electrical connection between the plurality of solder balls and the plurality of pads largely affects an electrical characteristic of the semiconductor devices. Various factors can affect the electrical connection between the solder balls and the pads. Various research for enhancing the physical and/or electrical reliability of the electrical connection is being done by employing a connection structure between the plurality of solder balls and the plurality of pads.
- The example embodiments are directed to a semiconductor device having a good electrical characteristic and/or high reliability, and a method of manufacturing the semiconductor device, in which a manufacturing process is simplified.
- A semiconductor device according to some example embodiments may include a semiconductor chip in an encapsulant. A first insulation layer may be on the encapsulant and the semiconductor chip. A horizontal wiring and a primary pad may be on the first insulation layer, and a thickness of the primary pad may be substantially the same as a thickness of the horizontal wiring. A secondary pad may be on the primary pad. A second insulation layer may be on the first insulation layer; the second insulation layer may be covering the horizontal wiring. A solder ball may be on the primary pad and the secondary pad.
- A semiconductor device according to some example embodiments may include a semiconductor chip in a package substrate. A first insulation layer may be disposed on the package substrate and the semiconductor chip. A horizontal wiring and a primary pad may be disposed on the first insulation layer; and a thickness of the primary pad may be substantially the same as a thickness of the horizontal wiring. A secondary pad may be disposed on the primary pad. A second insulation layer covering the horizontal wiring may be disposed on the first insulation layer. A solder ball may be disposed on the primary pad and the secondary pad.
- A semiconductor device according to some example embodiments may include a stack of semiconductor packages, the stacking including a plurality of semiconductor packages stacked. Each of the plurality of semiconductor packages may include a semiconductor chip in a package substrate. A first insulation layer may be disposed on the package substrate and the semiconductor chip. A horizontal wiring and a primary pad may be disposed on the first insulation layer; a thickness of the primary pad may be substantially the same as a thickness of the horizontal wiring. A secondary pad may be disposed on the primary pad. A second insulation layer covering the horizontal wiring may be disposed on the first insulation layer. A solder ball may be disposed on the primary pad and the secondary pad.
-
FIG. 1 is a cross-sectional view for describing a semiconductor device according to some example embodiments. -
FIGS. 2 to 4 and 11 to 17 are enlarged views illustrating a portion ofFIG. 1 . -
FIGS. 5 to 10 are layouts illustrating some elements ofFIG. 1 . -
FIG. 18 is a cross-sectional view for describing a semiconductor device according to some example embodiments. -
FIG. 19 is an enlarged view illustrating a portion ofFIG. 18 . -
FIG. 20 is a cross-sectional view for describing a semiconductor device according to some example embodiments. -
FIG. 21 is an enlarged view illustrating a portion ofFIG. 20 . -
FIG. 22 is a cross-sectional view for describing a semiconductor device according to some example embodiments. -
FIGS. 23 to 35 are cross-sectional views for describing some example methods of manufacturing a semiconductor device, according to an example embodiment. -
FIG. 36 is a cross-sectional view for describing some example semiconductor devices according to an example embodiment. -
FIG. 37 shows a schematic of an electronic device that may include the aforementioned semiconductor devices according to some example embodiments. - Reference will now be made in detail to embodiments, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to like elements throughout. In this regard, the present embodiments may have different forms and should not be construed as being limited to the descriptions set forth herein. Accordingly, the embodiments are merely described below, by referring to the figures, to explain aspects. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items. Expressions such as “at least one of,” when preceding a list of elements, modify the entire list of elements and do not modify the individual elements of the list.
- In the following description, when a constituent element is disposed “above” or “on” to another constituent element, the constituent element may be only directly on the other constituent element or above the other constituent elements in a non-contact manner An expression used in a singular form in the specification also includes the expression in its plural form unless clearly specified otherwise in context. It will be further understood that the terms “comprises” and/or “comprising” used herein specify the presence of stated features or components, but do not preclude the presence or addition of one or more other features or components.
- Spatially relative terms, such as “above,” “below,” “upper,” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly. In addition, when an element is referred to as being “between” two elements, the element may be the only element between the two elements, or one or more other intervening elements may be present.
- When the terms “about” or “substantially” are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing tolerance (e.g., ±10%) around the stated numerical value. Moreover, when the words “generally” and “substantially” are used in connection with geometric shapes, it is intended that precision of the geometric shape is not required but that latitude for the shape is within the scope of the disclosure. Further, regardless of whether numerical values or shapes are modified as “about” or “substantially,” it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., ±10%) around the stated numerical values or shapes.
-
FIG. 1 is a cross-sectional view for describing a semiconductor device according to some example embodiments.FIGS. 2 to 4 are enlarged views illustrating a portion I ofFIG. 1 ;FIGS. 5 to 10 are layouts illustrating some elements ofFIG. 1 , andFIGS. 11 to 17 are enlarged views illustrating the portion I ofFIG. 1 . The semiconductor devices according to an example embodiment may include a panel level package (PLP) or a wafer level package (WLP). - Referring to
FIG. 1 , the semiconductor device may include asemiconductor chip 31, anencapsulant 35, apackage substrate 41, afirst insulation layer 51, asecond insulation layer 53, a plurality ofcontact plugs 65, ahorizontal wiring 68, a plurality ofprimary pads 69, a plurality ofsecondary pads 79, and a plurality ofsolder balls 82. Thesemiconductor chip 31 may include a plurality ofchip pads 33. Thepackage substrate 41 may include a plurality ofinternal wirings 45, a plurality ofbottom connection terminals 43, and a plurality oftop connection terminals 47. Though the plurality ofinternal wirings 45 are illustrated as arranged linearly perpendicular to an upper surface of the package substrate, the example embodiment is not so limited, and may, for example, one or more redistribution patterns connecting thetop connection terminals 47 and thebottom connection terminals 43. The redistribution pattern may stagger theinternal wirings 45, to allow different spacing between thetop connection terminals 47 when compared to thebottom connection terminals 43. - In an example embodiment, the plurality of contact plugs 65, the
horizontal wiring 68, and the plurality ofprimary pads 69 may correspond to a redistribution layer (RDL). Referring toFIG. 2 , each of the plurality of contact plugs 65 may include afirst barrier layer 61, afirst seed layer 62, and aconductive core 63. In some example embodiments, thefirst barrier layer 61 may be omitted. Thefirst seed layer 62 may have a lattice parameter equal to or between the lattice parameters of theconductive core 63 layer and the layer directly beneath the seed layer; and/or the seed layer may be thin enough to prevent and/or mitigate the lattice strain due to lattice mismatch between the materials of theconductive core 63 and other layer. For example, thefirst seed layer 62 may have a lattice parameter between the lattice parameters of theconductive core 63 and thefirst barrier layer 61, or, in the case wherein the first barrier layer is omitted, thefirst seed layer 62 may have a lattice parameter between the lattice parameters of theconductive core 63 and thetop connection terminals 47. Thefirst seed layer 62 may, therefore, also promote adhesion between theconductive core 63 and the layer directly under thefirst seed layer 62, thus preventing the decohesion of theconductive core 63 due to lattice mismatch. Thefirst seed layer 62 may help promote the nucleation of seed crystals during the deposition of theconductive core 63. Theconductive core 63 may be formed from the already-nucleated seeds increasing in size and/or from the formation of new nucleated seeds. - Referring again to
FIGS. 1 and 2 , thesemiconductor chip 31 may be disposed on thepackage substrate 41. Theencapsulant 35 may be disposed between thepackage substrate 41 and thesemiconductor chip 31. Theencapsulant 35 may surround a bottom surface of side surfaces of thesemiconductor chip 31. Theencapsulant 35 may extend to a bottom surface of thepackage substrate 41. An edge of each of the plurality ofbottom connection terminals 43 may be covered by theencapsulant 35. A center portion of each of the plurality ofbottom connection terminals 43 may be exposed. The plurality oftop connection terminals 47 may be electrically connected to the plurality ofbottom connection terminals 43 via the plurality ofinternal wirings 45, respectively. - Top surfaces of the
package substrate 41, the plurality oftop connection terminals 47, theencapsulant 35, and thesemiconductor chip 31 may be substantially coplanar. Thefirst insulation layer 51 may be on thepackage substrate 41, theencapsulant 35, and thesemiconductor chip 31. The plurality of contact plugs 65 may be in thefirst insulation layer 51. Thehorizontal wiring 68 and the plurality ofprimary pads 69 may be on thefirst insulation layer 51. - The plurality of contact plugs 65 may extend from an upper surface of the
first insulation layer 51 to an inner portion of thefirst insulation layer 51. Some of the plurality of contact plugs 65 may pass through thefirst insulation layer 51 and may contact the plurality oftop connection terminals 47. Some of the plurality of contact plugs 65 may be electrically connected to the plurality oftop connection terminals 47. Some of the plurality of contact plugs 65 may pass through thefirst insulation layer 51 and may contact the plurality ofchip pads 33. Some of the plurality of contact plugs 65 may be electrically connected to the plurality ofchip pads 33. Some of the plurality of contact plugs 65 may be electrically connected to both achip pad 33 and atop connection terminal 47. - The
first seed layer 62 may surround a side surface and a bottom of theconductive core 63. Thefirst barrier layer 61 may surround an outer portion and a bottom of thefirst seed layer 62. Thehorizontal wiring 68 may overlap an upper portion of both thesemiconductor chip 31 and thepackage substrate 41. Thehorizontal wiring 68 may be on the plurality of contact plugs 65, and may electrically connect two or more of the contact plugs 65. Thehorizontal wiring 68 may partially overlap an upper portion of at least onecontact plug 65 selected from among the plurality of contact plugs 65. Thehorizontal wiring 68 may be in continuity with aprimary pad 69 and/or an upper portion of theconductive core 63. Thefirst barrier layer 61 may extend to a portion between thehorizontal wiring 68 and thefirst insulation layer 51. Thefirst seed layer 62 may extend to a portion between thehorizontal wiring 68 and thefirst insulation layer 51. - The plurality of
primary pads 69 may be on the plurality of contact plugs 65. The plurality ofprimary pads 69 may partially overlap the plurality of contact plugs 65. Each of the plurality ofprimary pads 69 may be in continuity with an upper portion of theconductive core 63. Thefirst barrier layer 61 may extend to a portion between the plurality ofprimary pads 69 and thefirst insulation layer 51. Thefirst seed layer 62 may extend to a portion between the plurality ofprimary pads 69 and thefirst barrier layer 61. In an embodiment, thefirst barrier layer 61 may be between thefirst seed layer 62 and thefirst insulation layer 51, between thefirst seed layer 62 and the plurality oftop connection terminals 47, and between thefirst seed layer 62 and the plurality ofchip pads 33. - At least one of the plurality of
primary pads 69 may be in continuity with a side surface of thehorizontal wiring 68. The plurality ofprimary pads 69, thehorizontal wiring 68, and theconductive core 63 may have been formed simultaneously, and, therefore, may include the same material layer. The plurality ofprimary pads 69, thehorizontal wiring 68, and theconductive core 63 may include a conductive material layer, for example, a copper (Cu) layer formed by an electroplating process. Each of the plurality ofprimary pads 69 may have substantially the same thickness (e.g., as measured in a direction perpendicular to the upper surface of the primary pads 69) as that of thehorizontal wiring 68. For example, a side surface of each of the plurality ofprimary pads 69 may have substantially the same profile as the side surface of thehorizontal wiring 68. - The plurality of
secondary pads 79 may be on the plurality ofprimary pads 69. The plurality ofsecondary pads 79 may include the same material as that of each of the plurality ofprimary pads 69. The plurality ofprimary pads 69 and the plurality ofsecondary pads 79 may include the same conductive material. For example, the plurality ofprimary pads 69 and the plurality of secondary pads may both include a Cu layer. In an embodiment, the plurality ofprimary pads 69 may be between thefirst seed layer 62 and the plurality ofsecondary pads 79. - Each of the plurality of
secondary pads 79 may include various shapes. Each of the plurality ofsecondary pads 79 may include an inverted trapezoidal shape having a width which increases in a direction distancing from the plurality ofprimary pads 69. For example, the plurality ofsecondary pads 79 may have a narrow width at the surface in contact with the plurality ofprimary pads 69 when compared to opposite, upper surface. Each of the plurality ofsecondary pads 79 may have a narrower width than that of one primary pad adjacent thereto among the plurality ofprimary pads 69. For example, each of the plurality ofsecondary pads 79 may sit completely within an area defined by the upper surface of the one primary pad of the plurality ofprimary pads 69 upon which thesecondary pad 79 sits. Each of the plurality ofsecondary pads 79 may directly contact a top surface of one primary pad adjacent thereto among the plurality ofprimary pads 69. Each of the plurality ofsecondary pads 79 may be aligned at a center of one primary pad adjacent thereto among the plurality ofprimary pads 69. - The
second insulation layer 53 may be on thefirst insulation layer 51. Thesecond insulation layer 53 may cover thehorizontal wiring 68, the side surfaces of the plurality ofprimary pads 69, and an edge of a top surface of each of the plurality ofprimary pads 69. - The plurality of
solder balls 82 may be disposed on the plurality ofprimary pads 69 and the plurality ofsecondary pads 79. The plurality of solder balls may include a solder, for example, a SnAgCu (SAC) solder. The solder may include a conductive eutectic alloy with a melting temperature below the melting temperature of the conductive material included in the plurality ofsecondary pads 79 andprimary pads 69 and/or the degradation temperature of thesecond insulation layer 53. The plurality ofsolder balls 82 may extend from an upper surface of thesecond insulation layer 53 to an inner portion of thesecond insulation layer 53. The plurality ofsolder balls 82 may extend to a level higher than a top surface of thesecond insulation layer 53. The plurality ofsolder balls 82 may pass through thesecond insulation layer 53 to contact top surfaces and side surfaces of the plurality ofsecondary pads 79 and top surfaces of the plurality ofprimary pads 69. - Referring to
FIG. 3 , thesecond insulation layer 53 may cover thehorizontal wiring 68, cover the side surfaces of the plurality ofprimary pads 69, cover the top surfaces of the plurality ofprimary pads 69, cover side surfaces of the plurality ofsecondary pads 79, and cover edges of the plurality ofsecondary pads 79. In this example embodiment, the plurality ofsolder balls 82 may pass through thesecond insulation layer 53 to contact the top surfaces of the plurality ofsecondary pads 79. - Referring to
FIG. 4 , thesecond insulation layer 53 may cover thehorizontal wiring 68, cover the side surfaces of the plurality ofprimary pads 69, partially cover the top surfaces of the plurality ofprimary pads 69, partially cover the side surfaces of the plurality ofsecondary pads 79, and partially cover the edges of the plurality ofsecondary pads 79. The plurality ofsolder balls 82 may pass through thesecond insulation layer 53 to partially contact the top surfaces and the side surfaces of the plurality ofsecondary pads 79 and the top surfaces of the plurality ofprimary pads 69. - Referring to
FIG. 5 , thesecondary pad 79 may overlap theprimary pad 69. Thesecondary pad 79 may have a width which is narrower than that of theprimary pad 69. Thesecondary pad 79 may be disposed adjacent to a center of theprimary pad 69. Thesecondary pad 79 may include a polygonal and/or a circular shape when viewed in a plan view. For example, thesecondary pad 79 may include a circle, an oval, an ellipse, a quadrangle with round corners, a quadrangle, a pentagonal, and/or the like. - Referring to
FIG. 6 , thesecondary pad 79 may include a bar shape. Thesecondary pad 79 may include, for example, a combination of bar shapes and a space and/or a single bar (not illustrated). - Referring to
FIG. 7 , thesecondary pad 79 may include a ring, for example, a circular ring shape, a tetragonal ring shape, a polygonal ring shape, or a combination thereof. - Referring to
FIG. 8 , thesecondary pad 79 may include a combination of a ring shape and a target shape. - Referring to
FIG. 9 , thesecondary pad 79 may include a combination of bar shapes, ring shapes, and space. The combination of the bar shapes, ring shapes, and/or space to form a single shape with a pattern, for example a zigzag, may be referred to as an embossing shape. The combination of the bar shapes, ring shapes, and/or space to form a single shape without a pattern may be referred to as an amoebic shape (not illustrated). Thesecondary pad 79 may include, for example, a zigzag shape and/or an amoebic shape. For example, thesecondary pad 79 may include a region with an embossed shape and a region with an amoebic shape. - Referring to
FIG. 10 , thesecondary pad 79 may include a plurality of pillar shapes, a plurality of embossing shapes, or a combination thereof. - Referring to
FIG. 11 , each of the plurality ofsecondary pads 79 may include a plurality of pillar shapes when viewed in a cross-sectional view. - Referring to
FIGS. 12 and 13 , thesecond insulation layer 53 may cover thehorizontal wiring 68, cover the side surfaces of the plurality ofprimary pads 69, partially cover the top surfaces of the plurality ofprimary pads 69, partially cover the side surfaces of the plurality ofsecondary pads 79, and partially cover the edges of the plurality ofsecondary pads 79. The plurality ofsolder balls 82 may pass through thesecond insulation layer 53 to partially contact the top surfaces and the side surfaces of the plurality ofsecondary pads 79 and the top surfaces of the plurality ofprimary pads 69. - Referring to
FIG. 14 , a plurality of first undercut regions UC1 may be formed between the plurality ofprimary pads 69 and thefirst insulation layer 51 and between thehorizontal wiring 68 and thefirst insulation layer 51. Thesecond insulation layer 53 may extend to an inner portion of each of the plurality of first undercut regions UC1. Thesecond insulation layer 53 may contact bottom surfaces of the plurality ofprimary pads 69 and bottom surfaces of thehorizontal wiring 68. Thesecond insulation layer 53 may contact side surfaces of thefirst barrier layer 61 and thefirst seed layer 62. - Referring to
FIG. 15 , the side surfaces of the plurality ofprimary pads 69 may have substantially the same profile as the side surface of thehorizontal wiring 68. Each of thehorizontal wiring 68 and the plurality ofprimary pads 69 may include an inverted trapezoidal shape where a horizontal width of an upper portion thereof is wider than that of a lower portion thereof. Each of thehorizontal wiring 68 and the plurality ofprimary pads 69 may have a width which decreases toward thesemiconductor chip 31 and/or thepackage substrate 41. Each of thehorizontal wiring 68 and the plurality ofprimary pads 69 may have a width which increases toward onesecondary pad 79 adjacent thereto among the plurality ofsecondary pads 79. - Referring to
FIG. 16 , the side surfaces of the plurality ofprimary pads 69 may have substantially the same profile as the side surface of thehorizontal wiring 68. Each of thehorizontal wiring 68 and the plurality ofprimary pads 69 may include a trapezoidal shape where a horizontal width of an upper portion thereof is narrower than that of a lower portion thereof. Each of thehorizontal wiring 68 and the plurality ofprimary pads 69 may have a width which increases toward thesemiconductor chip 31 or thepackage substrate 41. Each of thehorizontal wiring 68 and the plurality ofprimary pads 69 may have a width which increases toward onesecondary pad 79 adjacent thereto among the plurality ofsecondary pads 79. - Referring to
FIG. 17 , aconductive core 63, ahorizontal wiring 68, and a plurality ofprimary pads 69 may be on afirst seed layer 62. As described above, the first barrier layer (61 ofFIG. 2 ) may be omitted. -
FIG. 18 is a cross-sectional view for describing semiconductor devices according to some example embodiments, andFIG. 19 is an enlarged view illustrating a portion II ofFIG. 18 . - Referring to
FIGS. 18 and 19 , asecond seed layer 72 may be between a plurality ofprimary pads 69 and a plurality ofsecondary pads 79. A plurality of second undercut regions UC2 may be disposed between the plurality ofprimary pads 69 and the plurality ofsecondary pads 79. A plurality ofsolder balls 82 may extend to inner portions of the plurality of second undercut regions UC2. The plurality ofsolder balls 82 may contact bottom surfaces of the plurality ofsecondary pads 79 and side surfaces of thesecond seed layer 72. -
FIG. 20 is a cross-sectional view for describing semiconductor devices according to some example embodiments, andFIG. 21 is an enlarged view illustrating a portion III ofFIG. 20 . - Referring to
FIGS. 20 and 21 , each of a plurality of contact plugs 65 may include afirst barrier layer 61, afirst seed layer 62, and aconductive core 63. Top surfaces of thefirst insulation layer 51 and the plurality of contact plugs 65 may be substantially coplanar. Thehorizontal wiring 68 and the plurality ofprimary pads 69 may be on thefirst insulation layer 51 and the plurality of contact plugs 65. Asecond barrier layer 66 and athird seed layer 67 may be disposed between thehorizontal wiring 68 and thefirst insulation layer 51 and between the plurality ofprimary pads 69 and thefirst insulation layer 51. Thethird seed layer 67 may be between thehorizontal wiring 68 and thesecond barrier layer 66 and between the plurality ofprimary pads 69 and thesecond barrier layer 66. -
FIG. 22 is a cross-sectional view for describing semiconductor devices according to some example embodiments. The semiconductor devices according to an example embodiment may include a package on package (POP). - Referring to
FIG. 22 , the semiconductor devices may include a plurality of semiconductor packages P1 to P4 which are sequentially stacked. The plurality of semiconductor packages P1 to P4 may include a first semiconductor package P1, a second semiconductor package P2, a third semiconductor package P3, and a fourth semiconductor package P4. Each of the plurality of semiconductor packages P1 to P4 may include elements similar to the elements described above with reference toFIGS. 1 to 21 . For example, the first semiconductor package P1 may include asemiconductor chip 31, anencapsulant 35, apackage substrate 41, afirst insulation layer 51, asecond insulation layer 53, a plurality of contact plugs 65, ahorizontal wiring 68, a plurality ofprimary pads 69, a plurality ofsecondary pads 79, and a plurality ofsolder balls 82. Thesemiconductor chip 31 may include a plurality ofchip pads 33. Thepackage substrate 41 may include a plurality ofinternal wirings 45, a plurality ofbottom connection terminals 43, and a plurality oftop connection terminals 47. -
FIGS. 23 to 30 are cross-sectional views for describing methods of manufacturing semiconductor devices, according to an example embodiment. - Referring to
FIG. 23 , asemiconductor chip 31 may be attached on an inner portion of apackage substrate 41 by using anencapsulant 35. Theencapsulant 35 may surround a bottom surface and side surfaces of thesemiconductor chip 31. Theencapsulant 35 may extend to a portion between thepackage substrate 41 and thesemiconductor chip 31. - The
semiconductor chip 31 may include an application processor (AP), a microprocessor, a controller, a volatile memory, a non-volatile memory, or a combination thereof. Thesemiconductor chip 31 may include a plurality ofchip pads 33. For example, the plurality ofchip pads 33 may be formed adjacent to a top surface of thesemiconductor chip 31. The plurality ofchip pads 33 may include a conductive material, for example, metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof. - The
package substrate 41 may include a plurality ofinternal wirings 45, a plurality ofbottom connection terminals 43, and a plurality oftop connection terminals 47. The plurality ofinternal wirings 45 may include a plurality of internal horizontal wirings and a plurality of internal contact plugs. The plurality oftop connection terminals 47 may be electrically connected to the plurality ofbottom connection terminals 43 via the plurality ofinternal wirings 45, respectively. Thepackage substrate 41 may include an insulator material, like a plastic (e.g., polyester, polyimide, or the like), and may, for example, include a rigid printed circuit board, a flexible printed circuit board, a rigid-flexible printed circuit board, or a combination thereof. Each of the plurality ofinternal wirings 45, the plurality ofbottom connection terminals 43, and the plurality oftop connection terminals 47 may include a conductive material like metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof. For example, the plurality oftop connection terminals 47 may include Cu. - The
encapsulant 35 may include resin such as epoxy resin, thermoplastic resin such as polyimide, or resin where a reinforcing agent such as an inorganic filler is added thereto. The resin may be a thermocurable resin and/or a photosensitive resin. For example, theencapsulant 35 may include Ajinomoto build-up film (ABF), FR-4, bismaleimide triazine (BT) resin, or a combination thereof. In an embodiment, theencapsulant 35 may include an epoxy molding compound (EMC), underfill, a non-conductive film (NCF), a non-conductive paste (NCP), a photosensitive material, or a combination thereof. Theencapsulant 35 may extend to a bottom surface of thepackage substrate 41. An edge of each of the plurality ofbottom connection terminals 43 may be covered by theencapsulant 35. A center portion of each of the plurality ofbottom connection terminals 43 may be exposed. - The
first insulation layer 51 may be formed on thepackage substrate 41, theencapsulant 35, and thesemiconductor chip 31. Thefirst insulation layer 51 may cover thesemiconductor chip 31. Thefirst insulation layer 51 may include an insulative material, for example, silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, high-K dielectrics, or a combination thereof. For example, thefirst insulation layer 51 may include photosensitive polyimide (PSPI). Thefirst insulation layer 51 may include ABF. - A first seed layer 62-A may be formed on the
first insulation layer 51. The first seed layer 62-A may cover thefirst insulation layer 51, may extend an inner portion of thefirst insulation layer 51, and may be connected to the plurality oftop connection terminals 47 and the plurality ofchip pads 33. The first seed layer 62-A may include a metal layer (for example a Cu layer) which is formed by using a chemical vapor deposition (CVD) process or a physical vapor deposition (PVD) process. - In an embodiment, before forming the first seed layer 62-A, a first barrier layer (61 of
FIG. 2 ) may be formed on thefirst insulation layer 51. The first barrier layer (61 ofFIG. 2 ) may include titanium (Ti), titanium nitride (TiN), tantalum (Ta), tantalum nitride (TaN), or a combination thereof. The first barrier layer (61 ofFIG. 2 ) may be formed between the first seed layer 62-A and thefirst insulation layer 51, between the first seed layer 62-A and the plurality oftop connection terminals 47, and between thefirst seed layer 62 and the plurality ofchip pads 33. The first barrier layer may mitigate or prevent the migration of atoms from the seed layer to thefirst insulation layer 51. - A
first mask pattern 55M may be formed on the first seed layer 62-A. Thefirst mask pattern 55M may include, for example, a dry film (DF). A process of forming thefirst mask pattern 55M may include an exposure process and a development process. - Referring to
FIG. 24 , ahorizontal wiring 68 and a plurality ofprimary pads 69 may be formed on the first seed layer 62-A by using an electroplating process. The conductive core (63 ofFIG. 2 ) may be formed in the middle of forming thehorizontal wiring 68 and the plurality ofprimary pads 69. Thehorizontal wiring 68, the plurality ofprimary pads 69 and the conductive core (63 ofFIG. 2 ) may include a metal layer, for example, a Cu layer. The first seed layer 62-A may act as an electrode in the electroplating process, reducing metal containing ions to form a coherent metal coating on the exposed portions of the first seed layer 62-A. - Referring to
FIG. 25 , the first seed layer 62-A may be exposed by removing thefirst mask pattern 55M. - Referring to
FIG. 26 , asecond mask pattern 59M covering the first seed layer 62-A and thehorizontal wiring 68 may be formed. The second mask pattern may be formed on the exposed first seed layer 62-A and/or formed onfirst mask pattern 55M. Thesecond mask pattern 59M may cover an edge of each of the plurality ofprimary pads 69. Thesecond mask pattern 59M may partially cover the plurality ofprimary pads 69. A top surface of each of the plurality ofprimary pads 69 may be partially exposed. Thesecond mask pattern 59M may include a DF. A process of forming thesecond mask pattern 59M may include an exposure process and a development process. - Referring to
FIG. 27 , a plurality ofsecondary pads 79 may be formed on the plurality ofprimary pads 69 by using an electroplating process. The plurality ofsecondary pads 79 may include a metal layer, for example, a Cu layer. Each of the plurality ofsecondary pads 79 may include the shapes described above, for example, a bar shape, a ring shape, a plurality of pillar shapes, a plurality of embossing shapes, an amoebic shape, the like, or a combination thereof. - Referring to
FIG. 28 , the first seed layer 62-A may be exposed by removing thesecond mask pattern 59M. - Referring to
FIG. 29 , by partially removing the first seed layer 62-A, thefirst seed layer 62 may be formed. Thefirst seed layer 62 may remain between the plurality ofprimary pads 69 and thefirst insulation layer 51 and between thehorizontal wiring 68 and thefirst insulation layer 51. - Referring to
FIG. 30 , asecond insulation layer 53 may be formed on thefirst insulation layer 51. Thesecond insulation layer 53 may cover thehorizontal wiring 68, cover side surfaces of the plurality ofprimary pads 69, and an edge of a top surface of each of the plurality ofprimary pads 69. Thesecond insulation layer 53 may include an insulative material, for example, silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, high-K dielectrics, or a combination thereof. For example, thesecond insulation layer 53 may include PSPI. Thesecond insulation layer 53 may include ABF. - Referring again to
FIG. 1 , a plurality ofsolder balls 82 may be formed on the plurality ofprimary pads 69 and the plurality ofsecondary pads 79. The plurality ofsolder balls 82 may include an SAC solder. -
FIGS. 31 to 35 are cross-sectional views for describing methods of manufacturing semiconductor devices, according to some example embodiments. Hereinafter, only a difference with other embodiments will be briefly described. - Referring to
FIG. 31 , after the first seed layer 62-A is exposed by removing thefirst mask pattern 55M (refer toFIG. 25 ) a second seed layer 72-A may be formed on thefirst seed layer 62, thehorizontal wiring 68, and the plurality ofprimary pads 69. The second seed layer 72-A may include a metal layer (e.g., a Cu layer) which is formed by using a CVD process and/or a PVD process. - Referring to
FIG. 32 , asecond mask pattern 59M may be formed on thesecond seed layer 72. A plurality ofsecondary pads 79 may be formed on thesecond seed layer 72 by using an electroplating process. The plurality ofsecondary pads 79 may be aligned on the plurality ofprimary pads 69. - Referring to
FIG. 33 , thesecond mask pattern 59M may be removed. - Referring to
FIG. 34 , the first seed layer 62-A and the second seed layer 72-A may be partially removed. - Referring to
FIG. 35 , asecond insulation layer 53 may be formed and a plurality ofsolder balls 82 may be formed on the second insulation layer. -
FIG. 36 is a cross-sectional view for describing semiconductor devices according to an embodiment. The semiconductor devices according to some example embodiments may include a WLP. - Referring to
FIG. 36 , the semiconductor devices according to an example embodiment may include asemiconductor chip 31, anencapsulant 35, a plurality ofchip connection terminals 37, afirst insulation layer 51, asecond insulation layer 53, a plurality of contact plugs 65, ahorizontal wiring 68, a plurality ofprimary pads 69, a plurality ofsecondary pads 79, a plurality ofsolder balls 82, asubstrate 121, arear insulation layer 132, aninternal encapsulant 135, an adhesive 136, and a plurality of throughelectrodes 145. Thesemiconductor chip 31 may include a plurality ofchip pads 33. Thesubstrate 121 may include a plurality oftop connection terminals 123, a plurality ofbottom connection terminals 125, and a plurality ofinternal wirings 127. Hereinafter, only the differences will be briefly described. - The
semiconductor chip 31 may be disposed on thesubstrate 121. The adhesive 136 may be disposed between thesubstrate 121 and thesemiconductor chip 31. Thesubstrate 121 may include an insulator material, like a plastic (e.g., polyester, polyimide, or the like), and may, for example, include a rigid printed circuit board, a flexible printed circuit board, a rigid-flexible printed circuit board, or a combination thereof. Thesubstrate 121 may include an RDL. The adhesive 136 may include a die attach film (DAF), underfill, an NCF, an NCP, or a combination thereof. - Each of the plurality of
top connection terminals 123, the plurality ofbottom connection terminals 125, and the plurality ofinternal wirings 127 may include a conductive material, for example, metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof. Therear insulation layer 132 may cover a bottom surface of thesubstrate 121. Therear insulation layer 132 may cover edges of the plurality ofbottom connection terminals 125 and may expose a center portion of each of the plurality ofbottom connection terminals 125. The plurality oftop connection terminals 123 may be electrically connected to the plurality ofbottom connection terminals 125 via the plurality ofinternal wirings 127, respectively. - The
encapsulant 35 may be disposed on thesubstrate 121. Theencapsulant 35 may surround side surfaces of thesemiconductor chip 31. The plurality of throughelectrodes 145 may be disposed in theencapsulant 35. The plurality of throughelectrodes 145 may pass through theencapsulant 35 and may be connected to the plurality oftop connection terminals 123. The plurality of throughelectrodes 145 may directly contact the plurality oftop connection terminals 123. The plurality of throughelectrodes 145 may include a metallic post (e.g., a copper power), a conductive bump, a bonding wire, or a combination thereof. - The
internal encapsulant 135 may be disposed on thesemiconductor chip 31. Theinternal encapsulant 135 may include an EMC, underfill, an NCF, an NCP, a photosensitive material, or a combination thereof. In an embodiment, theinternal encapsulant 135 may include thermocurable and/or photosensitive resin such as epoxy resin, thermoplastic resin such as polyimide, or resin where a reinforcing agent such as an inorganic filler is added thereto. For example, theinternal encapsulant 135 may include ABF, FR-4, BT resin, or a combination thereof. - The plurality of
chip connection terminals 37 may be formed on the plurality ofchip pads 33. The plurality ofchip connection terminals 37 may pass through theinternal encapsulant 135 and may contact the plurality of primary pads to the plurality ofchip pads 33. - The plurality of
chip connection terminals 37 may be electrically connected to thesemiconductor chip 31 via the plurality ofchip pads 33. The plurality ofchip connection terminals 37 may include a conductive material, for example, metal, metal nitride, metal silicide, metal oxide, conductive carbon, or a combination thereof. For example, the plurality ofchip connection terminals 37 may include a solder bump. Theinternal encapsulant 135 may be disposed between thesemiconductor chip 31 and thefirst insulation layer 51. Top surfaces of theencapsulant 35, the plurality of throughelectrodes 145, theinternal encapsulant 135, and the plurality ofchip connection terminals 37 may be substantially coplanar. - The
first insulation layer 51 may be on theencapsulant 35, the plurality of throughelectrodes 145, theinternal encapsulant 135, and the plurality ofchip connection terminals 37. The plurality of contact plugs 65 may be in thefirst insulation layer 51. Thehorizontal wiring 68 and the plurality ofprimary pads 69 may be on thefirst insulation layer 51. - According to the example embodiments, a primary pad may be disposed on a seed layer. A secondary pad may be disposed on the primary pad. A solder ball may be disposed on the primary pad and the secondary pad. The solder ball may contact a top surface and a side surface of the secondary pad and may contact a top surface of the primary pad. A contact area between the solder ball and the secondary pad and a contact area between the solder ball and the primary pad may be increased or maximized. A semiconductor device having improved electrical characteristic and/or higher reliability may be implemented through a simplified process.
- The aforementioned semiconductor devices with a semiconductor chip in an encapsulant, a primary pad, and a secondary pad, according to some example embodiments, may be applied to various electronic devices including a bus and/or redistribution layer, for example as part of and/or connecting processing circuitry and/or memory.
-
FIG. 37 shows a schematic of an electronic device that may include the aforementioned semiconductor devices according to some example embodiments. - As shown, the
electronic device 100 includes one or more electronic device components, including a processor (e.g., processing circuitry) 120 and amemory 130 that are communicatively coupled together via abus 110. - The
processing circuitry 120, may be included in, may include, and/or may be implemented by one or more instances of processing circuitry such as hardware including logic circuits, a hardware/software combination such as a processor executing software; or a combination thereof. For example, theprocessing circuitry 120 may include, but is not limited to, a central processing unit (CPU), an application processor (AP), an arithmetic logic unit (ALU), a graphic processing unit (GPU), a digital signal processor, a microcomputer, a field programmable gate array (FPGA), a System-on-Chip (SoC) a programmable logic unit, a microprocessor, or an application-specific integrated circuit (ASIC), etc. In some example embodiments, thememory 130 may include a non-transitory computer readable storage device, for example a solid state drive (SSD), storing a program of instructions, and theprocessing circuitry 120 may be configured to execute the program of instructions to implement the functionality of theelectronic device 100. - In some example embodiments, the
electronic device 100 may include one or moreadditional components 140, coupled tobus 110, which may include, for example, a power supply, a light sensor, a light-emitting device, any combination thereof, or the like. In some example embodiments, one or more of theprocessing circuitry 120,memory 130, and/or one or moreadditional components 140 may include any semiconductor devices with a semiconductor chip, a primary pad, and a secondary pad according to any of the example embodiments described herein, such that the one or more of theprocessing circuitry 120,memory 130, and/or one or moreadditional components 140, and thus, theelectronic device 100, may include the semiconductor chip 31 (refer toFIG. 1 ). - While the example embodiments have been described with reference to the accompanying drawings, it should be understood by those skilled in the art that various modifications may be made without departing from the scope of the inventive concepts and without changing essential features thereof. Therefore, the above-described embodiments should be considered in a descriptive sense only and not for purposes of limitation.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/736,536 US11652076B2 (en) | 2020-01-15 | 2022-05-04 | Semiconductor devices including thick pad |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2020-0005173 | 2020-01-15 | ||
KR1020200005173A KR20210091910A (en) | 2020-01-15 | 2020-01-15 | Semiconductor devices including a thick pad |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/736,536 Continuation US11652076B2 (en) | 2020-01-15 | 2022-05-04 | Semiconductor devices including thick pad |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210217720A1 true US20210217720A1 (en) | 2021-07-15 |
US11355467B2 US11355467B2 (en) | 2022-06-07 |
Family
ID=76764027
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/983,296 Active US11355467B2 (en) | 2020-01-15 | 2020-08-03 | Semiconductor devices including thick pad |
US17/736,536 Active US11652076B2 (en) | 2020-01-15 | 2022-05-04 | Semiconductor devices including thick pad |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/736,536 Active US11652076B2 (en) | 2020-01-15 | 2022-05-04 | Semiconductor devices including thick pad |
Country Status (2)
Country | Link |
---|---|
US (2) | US11355467B2 (en) |
KR (1) | KR20210091910A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230066370A1 (en) * | 2021-08-27 | 2023-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102599631B1 (en) * | 2020-06-08 | 2023-11-06 | 삼성전자주식회사 | Semiconductor chip, semicondcutor device, and semiconductor package comprising the same |
US20230154813A1 (en) * | 2021-11-15 | 2023-05-18 | Texas Instruments Incorporated | Integral redistribution layer for wcsp |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4656275B2 (en) | 2001-01-15 | 2011-03-23 | 日本電気株式会社 | Manufacturing method of semiconductor device |
JP4313520B2 (en) | 2001-03-19 | 2009-08-12 | 株式会社フジクラ | Semiconductor package |
JP4444560B2 (en) | 2002-12-06 | 2010-03-31 | 株式会社フジクラ | Semiconductor package and semiconductor package manufacturing method |
JP2005216939A (en) | 2004-01-27 | 2005-08-11 | Casio Comput Co Ltd | Semiconductor device |
TWI264094B (en) * | 2005-02-22 | 2006-10-11 | Phoenix Prec Technology Corp | Package structure with chip embedded in substrate |
KR100618892B1 (en) * | 2005-04-13 | 2006-09-01 | 삼성전자주식회사 | Semiconductor package accomplishing a fan-out structure through wire bonding |
US7973398B2 (en) * | 2005-05-12 | 2011-07-05 | Unimicron Technology Corp. | Embedded chip package structure with chip support protruding section |
KR20100075204A (en) * | 2008-12-24 | 2010-07-02 | 삼성전자주식회사 | Stacked semiconductor package, semiconductor package module and manufacturing method thereof |
KR101111921B1 (en) * | 2009-05-12 | 2012-03-14 | 주식회사 하이닉스반도체 | Semiconductor package |
US8659155B2 (en) | 2009-11-05 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for forming copper pillar bumps |
JP5563814B2 (en) | 2009-12-18 | 2014-07-30 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
KR101055545B1 (en) | 2009-12-28 | 2011-08-08 | 삼성전기주식회사 | Wafer level package and manufacturing method thereof |
KR20130065478A (en) | 2011-12-09 | 2013-06-19 | 엘지이노텍 주식회사 | The light emitting device package and the method for manufacturing the same |
JP6008603B2 (en) | 2012-06-15 | 2016-10-19 | エスアイアイ・セミコンダクタ株式会社 | Semiconductor device |
US9484291B1 (en) * | 2013-05-28 | 2016-11-01 | Amkor Technology Inc. | Robust pillar structure for semicondcutor device contacts |
KR101640076B1 (en) | 2014-11-05 | 2016-07-15 | 앰코 테크놀로지 코리아 주식회사 | Stacked chip package and method for manufacturing the same |
US10199337B2 (en) * | 2015-05-11 | 2019-02-05 | Samsung Electro-Mechanics Co., Ltd. | Electronic component package and method of manufacturing the same |
JP6816486B2 (en) | 2016-12-07 | 2021-01-20 | 凸版印刷株式会社 | Manufacturing method of core substrate, multilayer wiring board, semiconductor package, semiconductor module, copper-clad substrate, and core substrate |
-
2020
- 2020-01-15 KR KR1020200005173A patent/KR20210091910A/en active Search and Examination
- 2020-08-03 US US16/983,296 patent/US11355467B2/en active Active
-
2022
- 2022-05-04 US US17/736,536 patent/US11652076B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230066370A1 (en) * | 2021-08-27 | 2023-03-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages |
US11862549B2 (en) * | 2021-08-27 | 2024-01-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor packages having conductive patterns of redistribution structure having ellipse-like shape |
Also Published As
Publication number | Publication date |
---|---|
KR20210091910A (en) | 2021-07-23 |
US20220262757A1 (en) | 2022-08-18 |
US11355467B2 (en) | 2022-06-07 |
US11652076B2 (en) | 2023-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11652076B2 (en) | Semiconductor devices including thick pad | |
US11637070B2 (en) | Method of fabricating a semiconductor package | |
TW201926623A (en) | Package structure and manufacturing method thereof | |
US10600729B2 (en) | Semiconductor package | |
US20160049359A1 (en) | Interposer with conductive post and fabrication method thereof | |
KR20180054022A (en) | semiconductor chip | |
TW201742081A (en) | Conductive pattern | |
US20230154836A1 (en) | Semiconductor package | |
US20230071812A1 (en) | Semiconductor package | |
TW201926605A (en) | Electronic package and method for fabricating the same | |
US20210057317A1 (en) | Semiconductor package | |
US20220037282A1 (en) | Techniques for forming semiconductor device packages and related packages, intermediate products, and methods | |
US20230065366A1 (en) | Semiconductor package with redistribution substrate | |
US11854948B2 (en) | Semiconductor package | |
TW202203388A (en) | Semiconductor packages | |
KR20200039884A (en) | Semiconductor package, method for semiconductor package and method for re-distribution layer structure | |
EP4303920A1 (en) | Semiconductor package | |
US20240170464A1 (en) | Semiconductor package | |
US20230083493A1 (en) | Semiconductor package including an encapsulant | |
US20220045038A1 (en) | Semiconductor package | |
US20230260887A1 (en) | Semiconductor package | |
US20230215791A1 (en) | Semiconductor package | |
US20240021530A1 (en) | Semiconductor package including connection layer | |
TW202228262A (en) | Semiconductor package | |
KR101836621B1 (en) | Semiconductor package having moisture path and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KO, TAEHO;LEE, DAEHEE;JUNG, HYUNCHUL;REEL/FRAME:053404/0247 Effective date: 20200729 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |