US20210210686A1 - Method of manufacturing display apparatus - Google Patents
Method of manufacturing display apparatus Download PDFInfo
- Publication number
- US20210210686A1 US20210210686A1 US16/999,749 US202016999749A US2021210686A1 US 20210210686 A1 US20210210686 A1 US 20210210686A1 US 202016999749 A US202016999749 A US 202016999749A US 2021210686 A1 US2021210686 A1 US 2021210686A1
- Authority
- US
- United States
- Prior art keywords
- dry cleaning
- layer
- pixel electrode
- present
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 13
- 238000005108 dry cleaning Methods 0.000 claims abstract description 159
- 239000000758 substrate Substances 0.000 claims abstract description 44
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 claims abstract description 30
- 229910001882 dioxygen Inorganic materials 0.000 claims abstract description 29
- 238000000034 method Methods 0.000 claims description 68
- 230000008569 process Effects 0.000 claims description 39
- 239000000463 material Substances 0.000 claims description 15
- 238000004140 cleaning Methods 0.000 claims description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 5
- 229910001873 dinitrogen Inorganic materials 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 161
- 239000004065 semiconductor Substances 0.000 description 19
- 239000003990 capacitor Substances 0.000 description 16
- 238000003860 storage Methods 0.000 description 16
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 15
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 229910052814 silicon oxide Inorganic materials 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229920000642 polymer Polymers 0.000 description 9
- 239000011229 interlayer Substances 0.000 description 8
- 239000010936 titanium Substances 0.000 description 8
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 239000011787 zinc oxide Substances 0.000 description 7
- 101000821827 Homo sapiens Sodium/nucleoside cotransporter 2 Proteins 0.000 description 6
- 102100021541 Sodium/nucleoside cotransporter 2 Human genes 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 6
- 239000007789 gas Substances 0.000 description 6
- 238000002347 injection Methods 0.000 description 6
- 239000007924 injection Substances 0.000 description 6
- 239000011368 organic material Substances 0.000 description 6
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 6
- 239000004417 polycarbonate Substances 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 239000002356 single layer Substances 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000010408 film Substances 0.000 description 4
- 238000009832 plasma treatment Methods 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 101100489584 Solanum lycopersicum TFT1 gene Proteins 0.000 description 3
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 3
- 239000011651 chromium Substances 0.000 description 3
- 238000002425 crystallisation Methods 0.000 description 3
- 230000008025 crystallization Effects 0.000 description 3
- -1 for example Substances 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 3
- 229910003437 indium oxide Inorganic materials 0.000 description 3
- PJXISJQVUVHSOJ-UHFFFAOYSA-N indium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[In+3].[In+3] PJXISJQVUVHSOJ-UHFFFAOYSA-N 0.000 description 3
- 229910010272 inorganic material Inorganic materials 0.000 description 3
- 239000011147 inorganic material Substances 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 239000012044 organic layer Substances 0.000 description 3
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 3
- 239000011241 protective layer Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 101000685663 Homo sapiens Sodium/nucleoside cotransporter 1 Proteins 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- URLKBWYHVLBVBO-UHFFFAOYSA-N Para-Xylene Chemical group CC1=CC=C(C)C=C1 URLKBWYHVLBVBO-UHFFFAOYSA-N 0.000 description 2
- 102100023116 Sodium/nucleoside cotransporter 1 Human genes 0.000 description 2
- 229910021417 amorphous silicon Inorganic materials 0.000 description 2
- 229910052804 chromium Inorganic materials 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- JAONJTDQXUSBGG-UHFFFAOYSA-N dialuminum;dizinc;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Al+3].[Al+3].[Zn+2].[Zn+2] JAONJTDQXUSBGG-UHFFFAOYSA-N 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- UQEAIHBTYFGYIE-UHFFFAOYSA-N hexamethyldisiloxane Chemical compound C[Si](C)(C)O[Si](C)(C)C UQEAIHBTYFGYIE-UHFFFAOYSA-N 0.000 description 2
- 229910052738 indium Inorganic materials 0.000 description 2
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 2
- 229910052749 magnesium Inorganic materials 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 2
- 239000004926 polymethyl methacrylate Substances 0.000 description 2
- 238000004151 rapid thermal annealing Methods 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 2
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- 229920008347 Cellulose acetate propionate Polymers 0.000 description 1
- 229910052684 Cerium Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- IMROMDMJAWUWLK-UHFFFAOYSA-N Ethenol Chemical compound OC=C IMROMDMJAWUWLK-UHFFFAOYSA-N 0.000 description 1
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910052779 Neodymium Inorganic materials 0.000 description 1
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N Phenol Chemical compound OC1=CC=CC=C1 ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- 239000004695 Polyether sulfone Substances 0.000 description 1
- 239000004697 Polyetherimide Substances 0.000 description 1
- 239000004734 Polyphenylene sulfide Substances 0.000 description 1
- 239000004793 Polystyrene Substances 0.000 description 1
- 101100214488 Solanum lycopersicum TFT2 gene Proteins 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 150000001408 amides Chemical class 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- 150000008378 aryl ethers Chemical class 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052793 cadmium Inorganic materials 0.000 description 1
- BDOSMKKIYDKNTQ-UHFFFAOYSA-N cadmium atom Chemical compound [Cd] BDOSMKKIYDKNTQ-UHFFFAOYSA-N 0.000 description 1
- 229910052792 caesium Inorganic materials 0.000 description 1
- TVFDJXOCXUVLDH-UHFFFAOYSA-N caesium atom Chemical compound [Cs] TVFDJXOCXUVLDH-UHFFFAOYSA-N 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- GWXLDORMOJMVQZ-UHFFFAOYSA-N cerium Chemical compound [Ce] GWXLDORMOJMVQZ-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- AJNVQOSZGJRYEI-UHFFFAOYSA-N digallium;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[Ga+3].[Ga+3] AJNVQOSZGJRYEI-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910001195 gallium oxide Inorganic materials 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 description 1
- 230000005525 hole transport Effects 0.000 description 1
- 150000003949 imides Chemical class 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 238000007641 inkjet printing Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 229910052741 iridium Inorganic materials 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 239000002346 layers by function Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229920003207 poly(ethylene-2,6-naphthalate) Polymers 0.000 description 1
- 229920000058 polyacrylate Polymers 0.000 description 1
- 229920001230 polyarylate Polymers 0.000 description 1
- 229920000515 polycarbonate Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920006393 polyether sulfone Polymers 0.000 description 1
- 229920001601 polyetherimide Polymers 0.000 description 1
- 239000011112 polyethylene naphthalate Substances 0.000 description 1
- 239000002952 polymeric resin Substances 0.000 description 1
- 229920000069 polyphenylene sulfide Polymers 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000007711 solidification Methods 0.000 description 1
- 230000008023 solidification Effects 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 description 1
- KKEYFWRCBNTPAC-UHFFFAOYSA-L terephthalate(2-) Chemical compound [O-]C(=O)C1=CC=C(C([O-])=O)C=C1 KKEYFWRCBNTPAC-UHFFFAOYSA-L 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
- LEONUFNNVUYDNQ-UHFFFAOYSA-N vanadium atom Chemical compound [V] LEONUFNNVUYDNQ-UHFFFAOYSA-N 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/122—Pixel-defining structures or layers, e.g. banks
-
- H01L51/0021—
-
- H01L27/3246—
-
- H01L51/56—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/123—Connection of the pixel electrodes to the thin film transistors [TFT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
- H10K59/1315—Interconnections, e.g. wiring lines or terminals comprising structures specially adapted for lowering the resistance
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/60—Forming conductive regions or layers, e.g. electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
Definitions
- One or more exemplary embodiments of the present invention relate to a method of manufacturing a display apparatus, and more particularly, to a method of manufacturing a display apparatus including performing a dry cleaning on components of the display apparatus.
- a display apparatus is an apparatus for displaying data.
- Display apparatuses may be used as displays for small products, such as mobile phones, or may be used as displays for large products such as televisions.
- a display apparatus typically includes a plurality of pixels that receive electric signals and emit light to display an image to the outside based on the received electric signals.
- Each pixel includes a light-emitting device.
- an organic light-emitting display apparatus includes an organic light-emitting diode (OLED) as a light-emitting device.
- OLED organic light-emitting diode
- an organic light-emitting display apparatus includes a thin-film transistor and an OLED, and the OLED emits light by itself.
- a method of manufacturing a display apparatus includes: forming a pixel electrode on a substrate; forming a pixel defining layer covering at least an edge of the pixel electrode and including an opening exposing a part of the pixel electrode; performing first dry cleaning by adding oxygen gas (O 2 ) to a surface of the pixel electrode exposed by the opening in the pixel defining layer, wherein the oxygen gas (O 2 ) is added at a flow rate in a range of about 1,200 sccm to about 3,600 sccm; performing second dry cleaning after the first dry cleaning; forming an intermediate layer on the pixel electrode after the second dry cleaning; and forming an opposite electrode on the intermediate layer and the pixel defining layer.
- oxygen gas (O 2 ) is added at a flow rate in a range of about 1,200 sccm to about 3,600 sccm
- the first dry cleaning includes removing organic residue from the surface of the pixel electrode.
- the organic residue includes the same material as that of the pixel defining layer.
- the method further includes: forming a planarization layer on the substrate; forming a contact hole through the planarization layer; and performing third dry cleaning on the planarization layer and the contact hole.
- the performing of the first dry cleaning is substantially the same as the performing of the third dry cleaning.
- the method further includes performing a cleaning process between the first dry cleaning and the second dry cleaning.
- the method further includes performing an oven process.
- the flow rate of the oxygen gas (O 2 ) during the first dry cleaning is greater than a flow rate of oxygen gas (O 2 ) during the second dry cleaning.
- the second dry cleaning is performed by adding the oxygen gas (O 2 ) at a flow rate of about 20 sccm or less.
- the second dry cleaning is performed by adding nitrogen gas (N 2 ) at a flow rate in a range of about 200 sccm to about 600 sccm.
- source power is applied during the first dry cleaning and the second dry cleaning.
- the source power applied during the first dry cleaning is in a range of about 500 W to about 1,500 W
- the source power applied during the second dry cleaning is in a range of about 300 W to about 800 W.
- bias power is applied during the first dry cleaning.
- the bias power applied during the first dry cleaning is in a range of about 750 W to about 2,250 W.
- pressure is applied during the first dry cleaning and the second dry cleaning.
- the pressure applied during the first dry cleaning is in a range of about 5 mTorr to about 35 mTorr, and the pressure applied during the second dry cleaning is about 5 mTorr or less.
- a process time of the first dry cleaning is in a range of about 15 seconds to about 45 seconds.
- a process time of the second dry cleaning is in a range of about 50 seconds to about 80 seconds.
- a part of the pixel defining layer is removed during the first dry cleaning to increase a width of the opening exposing the part of the pixel electrode.
- a thickness of the pixel defining layer is reduced by about 1 ⁇ m or less.
- FIG. 1 is a schematic plan view of a display apparatus according to an exemplary embodiment of the present invention
- FIG. 2 is a schematic plan view of a display panel according to an exemplary embodiment of the present invention.
- FIG. 3 is a circuit diagram of a pixel in display apparatus, according to an exemplary embodiment of the present invention.
- FIG. 4 is a flowchart of a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention.
- FIGS. 5A, 5B, 5C, 5D, 5E, and 5F are cross-sectional views sequentially illustrating a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention
- FIG. 6 is a graph according to an exemplary embodiment of the present invention.
- FIG. 7 is a graph according to an exemplary embodiment of the present invention.
- FIG. 8A is a graph according to an exemplary embodiment of the present invention.
- FIG. 8B is a graph according to an exemplary embodiment of the present invention.
- a process order may be performed differently from the described order.
- two consecutively described processes may be performed substantially at the same time or performed in an order opposite to the described order.
- the x-axis, the y-axis and the z-axis are not limited to three axes of the rectangular coordinate system, and may be interpreted in a broader sense.
- the x-axis, the y-axis, and the z-axis may be perpendicular to one another, or may represent different directions that are not perpendicular to one another.
- FIG. 1 is a schematic plan view of a display apparatus 1 according to an exemplary embodiment of the present invention.
- the display apparatus 1 may include a display area DA in which an image is displayed, and a peripheral area PA arranged around the display area DA.
- the display apparatus 1 may provide an image to the outside by using light emitted from the display area DA.
- a substrate 100 may include various materials, for example, glass, metal, or plastics.
- the substrate 100 may include a flexible material.
- the flexible material refers to a substrate that may be bendable, foldable, or rollable.
- the substrate 100 including the flexible material may include, for example, ultra-thin glass, metal, or plastics.
- a pixel PX may be arranged in the display area DA of the substrate 100 .
- the pixel PX may include a display element such as an organic light-emitting diode (OLED).
- OLED organic light-emitting diode
- the pixel PX may include a plurality of pixels.
- the pixels PX may be arranged in various forms, for example, a stripe form, a pantile form, or a mosaic form, and implement an image.
- the display area DA may be provided in a rectangular shape, as illustrated in FIG. 1 .
- the display area DA may be provided in a polygonal shape (e.g., a triangular shape, a pentagonal shape, a hexagonal shape, etc.), a circular shape, an elliptical shape, or a combination thereof.
- the peripheral area PA of the substrate 100 is an area arranged around the display area DA and may be an area in which an image is not displayed.
- Various lines configured to transmit an electric signal to the display area DA, pads to which a printed circuit board (PCB) or a driver integrated circuit (IC) chip is attached, and the like may be located in the peripheral area PA.
- PCB printed circuit board
- IC driver integrated circuit
- FIG. 2 is a schematic plan view of a display panel 10 according to an exemplary embodiment of the present invention.
- the display panel 10 may include a display area DA and a peripheral area PA and may include a plurality of pixels PX arranged in the display area DA.
- the pixels PX may each include a display element such as an OLED.
- the pixels PX may each emit, for example, red light, green light, blue light, or white light from the OLED.
- the pixels PX refer to sub-pixels that emit light of different colors, and the pixels PX may each be, for example, one of a red (R) sub-pixel, a green (G) sub-pixel, or a blue (B) sub-pixel.
- the display area DA may be covered with an encapsulation member to be protected from external air or moisture.
- the pixels PX may each be electrically connected to external circuits arranged in the peripheral area PA.
- a first scan driving circuit 130 , a second scan driving circuit 131 , an emission control driving circuit 133 , a terminal 140 , a data driving circuit 150 , a first power supply line 160 , and a second power supply line 170 may be arranged in the peripheral area PA.
- the first scan driving circuit 130 and the second scan driving circuit 131 may provide scan signals to the pixels PX through scan lines SL.
- the second scan driving circuit 131 may be arranged in parallel with the first scan driving circuit 130 , with the display area DA therebetween. Some pixels PX arranged in the display area DA may be electrically connected to the first scan driving circuit 130 , and the other pixels PX may be electrically connected to the second scan driving circuit 131 .
- the second scan driving circuit 131 may be omitted.
- the emission control driving circuit 133 may provide emission control signals to the pixels PX through emission control lines EL.
- the terminal 140 may be arranged on one side of the substrate 100 .
- the terminal 140 may be exposed without being covered by an insulating layer, and thus, au be electrically connected to a printed circuit board PCB.
- a terminal PCB-P of the printed circuit board PCB may be electrically connected to the terminal 140 of the display panel 10 .
- the printed circuit board PCB may transmit a signal or power of a controller to the display panel 10 .
- a control signal generated by the controller may be transmitted to the first and second scan driving circuits 130 and 131 through the printed circuit board PCB.
- the controller may provide first and second power supply voltages (ELVDD and ELVSS of FIG. 3 ) to the first and second power supply lines 160 and 170 through first and second connection lines 161 and 171 , respectively.
- the first power supply voltage ELVDD may be provided to the pixel PX through a driving voltage line PL connected to the first power supply line 160
- the second power supply voltage ELVSS may be provided to an opposite electrode ( 230 of FIG. 5F ) of the pixel PX connected to the second power supply line 170 .
- the data driving circuit 150 may be electrically connected to a data line DL.
- a data signal of the data driving circuit 150 may be provided to the pixel PX through a connection line 151 and the data line DL.
- the connection line 151 is connected to the terminal 140
- the data line DL is connected to the connection line 151 .
- FIG. 2 illustrates that the data driving circuit 150 is arranged on the printed circuit board PCB.
- the data driving circuit 150 may be arranged on the substrate 100 .
- the data driving circuit 150 may be arranged between the terminal 140 and the first power supply line 160 .
- the first power supply line 160 may include a first sub-line 162 and a second sub-line 163 extending parallel to each other and in the second direction DR 2 , with the display area DA therebetween.
- the first sub-line 162 and the second sub-line 163 are respectively disposed at opposing sides of the display area DA.
- the second power supply line 170 may partially surround the display area DA.
- the power supply line 170 may have a square or rectangular shape with one side that is open.
- FIG. 3 is a circuit, diagram of a pixel PX in a display apparatus, according to an exemplary embodiment of the present invention.
- the pixel PX includes a pixel circuit PC connected to a scan line SL and a data line DL, and an organic light emitting diode (OLED) connected to the pixel circuit PC.
- OLED organic light emitting diode
- the pixel circuit PC may include a driving thin-film transistor (TFT) T 1 , a switching TFT T 2 , and a storage capacitor Cst.
- the switching TFT T 2 may be electrically connected to the scan line SL and the data line DL, and may be configured to transfer a data signal Dm to the driving TFT T 1 through the data line DL according to a scan signal Sn input through the scan line SL.
- the storage capacitor Cst may be electrically connected to the switching TFT T 2 and the driving voltage line PL and may be configured to store a voltage corresponding to a difference between a voltage received from the switching TFT T 2 and a driving voltage ELVDD supplied to the driving voltage line PL.
- the driving TFT T 1 may be electrically connected to the driving voltage line PL and the storage capacitor Cst, and may be configured to control a driving current flowing from the driving voltage line PL to the OLED according to a voltage value stored in the storage capacitor Cst.
- the OLED may emit light having a certain luminance according to the driving current.
- the pixel circuit PC includes two TFTs and one storage capacitor has been described with reference to FIG. 3 , but the present invention is not limited thereto.
- the pixel circuit PC may include three or more TFTs and/or two or more storage capacitors.
- FIG. 4 is a flowchart of a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention.
- FIGS. 5A to 5F are cross-sectional views sequentially illustrating a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention.
- a method of manufacturing a display device may include: forming an insulating layer or the like on a mother substrate 100 ′ (S 10 ); performing first dry cleaning PT 1 thereon (S 20 ); forming a pixel electrode 210 and a pixel defining layer 119 (S 30 ); performing second dry cleaning PT 2 on the pixel electrode 210 and the pixel defining layer 119 (S 40 ); dividing the mother substrate 100 ′ into a plurality of substrates 100 (S 50 ); performing third dry cleaning PT 3 on the pixel electrode 210 and the pixel defining layer 119 (S 80 ); and forming an intermediate layer 220 and an opposite electrode 230 (S 90 ).
- the method may further include performing a cleaning process (S 60 ) and an oven process (S 70 ).
- the forming of the insulating layer or the like on the mother substrate 100 ′ (S 10 ) corresponds to sequentially forming gate insulating layers ( 111 and 113 of FIG. 5A ) and an interlayer insulating layer ( 115 of FIG. 5A ) on the mother substrate 100 ′.
- the performing of the first dry cleaning PT 1 may be the same as the performing of the second dry cleaning PT 2 (S 40 ), and the second dry cleaning PT 2 may remove an organic residue (OR of FIG. 5C ) on the surface of the pixel electrode 210 .
- the organic residue OR on the surface of the pixel electrode 210 may include the same material as that of the pixel defining layer 119 .
- the first dry cleaning PT 1 may clean an upper surface of a planarization layer ( 117 of FIG. 5B ).
- a buffer layer 110 , semiconductor layers A 1 and A 2 , a first gate insulating layer 111 , gate electrodes G 1 and G 2 , a second gate insulating layer 113 , an upper electrode CE 2 , an interlayer insulating layer 115 , and a planarization layer 117 are sequentially formed on a mother substrate 100 ′.
- a first gate electrode G 1 of the gate electrodes G 1 and G 2 may also be a lower electrode CE 1
- the lower electrode CE 1 and the upper electrode CE 2 may form a storage capacitor Cst.
- the mother substrate 100 ′ may include, for example, a glass material, a ceramic material, a metal material, or a material that is flexible or bendable.
- the mother substrate 100 ′ may include, for example, a polymer resin, such as polyethersulfone, polyacrylate, polyetherimide, polyethylene naphthalate, polyethyelene terephthalate, polyphenylene sulfide, polyarylate, polyimide, polycarbonate, or cellulose acetate propionate.
- the mother substrate 100 ′ may have a single-layered or multi-layered structure including the above-described material. In the case of the multi-layered structure, the mother substrate 100 ′ may further include an inorganic layer. In an exemplary embodiment of the present invention, the mother substrate 100 ′ may have a structure including a first organic layer, an inorganic layer disposed on the first organic layer, and a second organic layer disposed on the inorganic layer.
- the buffer layer 110 may include, for example, silicon oxide (SiO 2 ) or silicon nitride (SiN x ), and may be formed by a deposition process such as chemical vapor deposition (CVD) or sputtering.
- a deposition process such as chemical vapor deposition (CVD) or sputtering.
- a barrier layer may be further included between the mother substrate 100 ′ and the buffer layer 110 .
- the barrier layer may prevent or minimize impurities from penetrating from the mother substrate 100 ′ or the like into the semiconductor layers A 1 and A 2 .
- the barrier layer may include an inorganic material such as oxide or nitride, an organic material, or an organic/inorganic composite, and may have a single-layered structure or a multi-layered structure including an inorganic material and an organic material.
- the semiconductor layers A 1 and A 2 may be arranged on the buffer layer 110 .
- the semiconductor layers A 1 and A 2 may be formed by patterning a preliminary semiconductor layer.
- the preliminary semiconductor layer may include, for example, amorphous silicon or oxide semiconductor and may be deposited by CVD.
- the preliminary semiconductor layer may be crystallized into a polycrystalline silicon layer by various methods, such as rapid thermal annealing (RTA), solid phase crystallization (SPC), excimer laser annealing (ELA), metal induced crystallization (MIC), metal induced lateral crystallization (MILC), or sequential lateral solidification (SLS).
- RTA rapid thermal annealing
- SPC solid phase crystallization
- EVA excimer laser annealing
- MIC metal induced crystallization
- MILC metal induced lateral crystallization
- SLS sequential lateral solidification
- the semiconductor layers A 1 and A 2 may each include an oxide of at least one of indium (In), gallium (Ga), stannum (Sn), zirconium (Zr), vanadium (V), hafnium (Hf), cadmium (Cd), germanium (Ge), chromium (Cr), titanium (Ti), aluminum (Al), cesium (Cs), cerium (Ce), and/or zinc (Zn).
- the semiconductor layers A 1 and A 2 may each include a channel region, and a source region and a drain region arranged on both sides of the channel region.
- the semiconductor layers A 1 and A 2 may each be a single layer or a multi-layer.
- the first gate insulating layer 111 and the second gate insulating layer 113 may be stacked and arranged on the mother substrate 100 ′ to cover the semiconductor layers A 1 and A 2 .
- the first gate insulating layer 111 and the second gate insulating layer 113 may each include, for example, silicon oxide (SiO 2 ), silicon nitride (SiN x ), silicon oxynitride (SiON), aluminum oxide (Al 2 O 3 ), titanium oxide (TiO 2 ), tantalum oxide (Ta 2 O 5 ), and hafnium oxide (HfO 2 ), or zinc oxide (ZnO 2 ), and may each be formed by a deposition process such as CVD or sputtering.
- the present invention is not limited thereto.
- Gate electrodes G 1 and G 2 may be arranged on the first gate insulating layer 111 to at least partially overlap the semiconductor layers A 1 and A 2 .
- the gate electrodes G 1 and G 2 may respectively overlap the channel regions of the semiconductor layers A 1 and A 2 .
- the gate electrodes G 1 and G 2 may each include, for example, molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), or the like and may be a single layer or a multi-layer.
- the gate electrodes G 1 and G 2 may each be a single Mo layer.
- the gate electrodes G 1 and G 2 are illustrated as being arranged on the first gate insulating layer 111 , but in an exemplary embodiment of the present invention, the gate electrodes G 1 and G 2 may be arranged on the second gate insulating layer 113 . In addition, the gate electrodes G 1 and G 2 of the TFTs TFT 1 and TFT 2 may be arranged on the same layer or may be arranged on different layers from each other.
- the lower electrode CE 1 of the storage capacitor Cst may be arranged on the first gate insulating layer 111 and may include the same material as that of the gate electrodes G 1 and G 2 .
- the upper electrode CE 2 of the storage capacitor Cst may overlap the lower electrode CE 1 with the second gate insulating layer 113 therebetween and may generate a capacitance.
- the second gate insulating layer 113 may function as a dielectric layer of the storage capacitor Cst.
- the lower electrode CE 1 of the storage capacitor Cst may overlap the first TFT TFT 1 .
- the gate electrode G 1 of the first TFT TFT 1 may function as the lower electrode CE 1 of the storage capacitor Cst.
- a metal layer may be formed on the surface of the mother substrate 100 ′ and then patterned.
- the metal layer may be disposed on the entire surface of the mother substrate 100 ′ before being patterned.
- the metal layer may be formed by a deposition process such as CVD, plasma enhanced CVD (PECVD), low pressure CVD (LPCVD), physical vapor deposition (PVD), sputtering, or atomic layer deposition (ALD), but the present invention not limited thereto.
- the method of forming the upper electrode CE 2 of the storage capacitor Cst may be substantially the same as the method of forming the gate electrodes G 1 and G 2 and the lower electrode CEI of the storage capacitor Cst.
- An interlayer insulating layer 115 may be formed to cover the upper electrode CE 2 of the storage capacitor Cst on the surface of the mother substrate 100 ′.
- the interlayer insulating layer 115 may be disposed on an entire surface of the mother substrate 100 ′.
- the interlayer insulating layer 115 may include silicon oxide (SiO 2 ), silicon nitride (SiN x ), silicon oxynitride (SiON), aluminum oxide (Al 2 O 3 ), titanium oxide (TiO 2 ), tantalum oxide (Ta 2 O 5 ), and hafnium oxide (HfO 2 ), and/or zinc oxide (ZnO 2 ), and may be formed by a deposition process such as CVD or sputtering.
- a deposition process such as CVD or sputtering.
- present invention is not limited thereto.
- a first contact hole CNT 1 may be formed to pass through the first and second gate insulating layers 111 and 113 and the interlayer insulating layer 115 , and may expose the source regions and/or the drain regions of the semiconductor layers A 1 and A 2 .
- Source electrodes S 1 and S 2 and drain electrodes D 1 and D 2 may each include a conductive material including molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), and the like, and may each be a single layer or a multi-layer including the above-described material.
- the source electrodes S 1 and S 2 and the drain electrodes D 1 and D 2 may each have a multi-layered structure of Ti/Al/Ti.
- the source electrodes S 1 and S 2 and the drain electrodes D 1 and D 2 may be connected to the source regions or the drain regions of the semiconductor layers A 1 and A 2 through the first contact hole CNT 1 .
- the source electrode S 1 and S 2 may be connected to the source regions of the semiconductor layers A 1 and A 2
- the drain electrodes D 1 and D 2 may connected to the drain regions of the semiconductor layers A 1 and A 2 .
- the source electrodes S 1 and S 2 and the drain electrodes D 1 and D 2 may be covered with an inorganic protective layer.
- the inorganic protective layer may be a single layer or a multi-layer of silicon nitride (SiN x ) and silicon oxide (SiO x ).
- the inorganic protective layer may be provided to cover and protect some lines arranged on the interlayer insulating layer 115 .
- a planarization layer 117 may be arranged on the interlayer insulating layer 115 to cover the source electrodes S 1 and S 2 and the drain electrodes D 1 and D 2 .
- the planarization layer 117 may be a single layer or a multi-layer including an organic material or an inorganic material.
- the planarization layer 117 may include a general-purpose polymer (for example, benzocyclobutene (BCB), polyimide, hexamethyldisiloxane (HMDSO), polymethylmethacrylate (PMMA), or polystyrene (PS)), a polymer derivative having a phenol-based group, an acryl-based polymer, an imide-based polymer, an arylether-based polymer, an amide-based polymer, a fluorine-based polymer, a p-xylene-based polymer, a vinyl alcohol-based polymer, and any blend thereof.
- a general-purpose polymer for example, benzocyclobutene (BCB), polyimide, hexamethyldisiloxane (HMDSO), polymethylmethacrylate (PMMA), or polystyrene (PS)
- a polymer derivative having a phenol-based group for example, benzocyclobutene (BCB), polyimide,
- the planarization layer 117 may include, for example, silicon oxide (SiO 2 ), silicon nitride (SiN x ), silicon oxynitride (SiON), aluminum oxide (Al 2 O 3 ), titanium oxide (TiO 2 ), tantalum oxide (Ta 2 O 5 ), hafnium oxide (HfO 2 ), and/or zinc oxide (ZnO 2 ). After forming the planarization layer 117 , chemical mechanical polishing may be performed thereon so as to provide a flat upper surface.
- second contact holes CNT 2 passing through the planarization layer 117 and exposing the drain electrodes D 1 and D 2 may be formed through a mask process.
- first dry cleaning PT 1 may be performed on the planarization layer 117 .
- the first dry cleaning PT 1 may be plasma treatment.
- the plasma treatment corresponds to a method of generating plasma by applying radio frequency to oxygen gas (O 2 ) or argon gas (Ar) and irradiating the surface of the planarization layer 117 to clean the surface of the planarization layer 117 through chemical reaction.
- the first dry cleaning PT 1 may be performed by adding oxygen gas (O 2 ). Because partial pressure of the oxygen gas (O 2 ) is higher than partial pressure of other gases, residues of the planarization layer 117 , generated while forming the second contact hole CNT 2 , may be effectively removed.
- a flow rate of the oxygen gas (O 2 ) during the first dry cleaning PT 1 may be in a range of about 1,200 sccm to about 3,600 sccm.
- the first dry cleaning PT 1 is performed by adding the oxygen gas (O 2 ) in a range of about 1,200 sccm to about 3,600 sccm, foreign matters or particles may be removed from the surface of the planarization layer 117 at a rate of about 900 ⁇ /min.
- pressure may be applied during the first dry cleaning PT 1 and source power may be applied to generate plasma.
- the oxygen gas (O 2 ) may be made into ionized gas by applying the source power.
- the pressure may be in a range of about 5 mTorr to about 35 mTorr, and the source power may be in a range of about 500 W to about 1,500 W.
- bias power may be further applied during the first dry cleaning PT 1 .
- the bias power When the bias power is applied, the gas ionized by the source power is attracted to a voltage having an opposite polarity by the bias power. Hence, kinetic energy may be increased, thereby more effectively removing the residue or the like from the planarization layer 117 .
- the bias power when the bias power is applied, the residue or the like may be uniformly removed from the planarization layer 117 .
- the bias power may be applied in a range of about 750 W to about 2,250 W.
- a pixel electrode 210 may be formed on the planarization layer 117 .
- the pixel electrode 210 may be formed by, for example, depositing a conductive layer on the entire upper surface of the planarization layer 117 and performing a mask process and an etching process on the planarization layer 117 .
- the pixel electrode 210 may include a (semi)transmissive electrode or a reflective electrode.
- the pixel electrode 210 may include a reflective layer and a transparent or semitransparent electrode layer arranged above the reflective layer.
- the reflective layer may include, for example, Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, or any compound thereof.
- the transparent or semitransparent electrode layer may include at least one of indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), indium oxide (In 2 O 3 ), indium gallium oxide (IGO), and/or aluminum zinc oxide (AZO).
- the pixel electrode 210 may include ITO, Ag, and/or ITO.
- the pixel electrode 210 may be electrically connected to the drain electrodes D 1 and D 2 through the second contact hole CNT 2 .
- the pixel electrode 210 may be connected to the first drain electrode D 1 through the second contact hole CNT 2 .
- a pixel defining layer 119 may be formed on the planarization layer 117 .
- the pixel defining layer 119 may be formed on the entire upper surface of the planarization layer 117 .
- the pixel defining layer 119 may cover at least an edge of the pixel electrode 210 and include an opening OP exposing a central portion of the pixel electrode 210 .
- the pixel defining layer 119 may include at least one organic insulating material, such as polyimide, polyimide, an acrylic resin, benzocyclobutene, and a phenol resin, and may be formed by spin coating or the like.
- the pixel defining layer 119 may increase a distance between the edge of the pixel electrode 210 and the opposite electrode ( 230 of FIG. 5F ) above the pixel electrode 210 , thereby preventing arcs or the like from occurring at the edge of the pixel electrode 210 .
- second dry cleaning PT 2 may be performed on the pixel defining layer 119 .
- the second dry cleaning PT 2 may be substantially the same as the first dry cleaning PT 1 performed in FIG. 5B .
- the second dry cleaning PT 2 may be plasma treatment and may be performed by adding oxygen gas (O 2 ) in a range of about 1200 sccm to about 3,600 sccm.
- organic residue OR (e.g., residue of the pixel defining layer 119 ) generated on the surface of the pixel electrode 210 while forming the opening OP of the pixel defining layer 119 may be effectively removed.
- the organic residue OR may be removed from the pixel electrode 210 at a rate of about 900 ⁇ /min.
- pressure may be applied during the second dry cleaning PT 2 , and source power and bias power may be applied as well.
- the pressure may be applied in a range of about 5 mTorr to about 35 mTorr
- the source power may be applied in a range of about 500 W to about 1,500 W
- the bias power may be applied in a range of about 750 W to about 2,250 W.
- organic residue corresponding to part of the pixel defining layer may be present on the surface of the pixel electrode. This may change characteristics of an OLED arranged with the pixel electrode. Thus, the life time of the OLED may be shortened.
- the second dry cleaning PT 2 may be performed after the pixel defining layer 119 is formed.
- the pixel defining layer 119 including the opening OP is formed and the second dry cleaning PT 2 is performed by adding the oxygen gas (O 2 ) and applying the pressure, the source power, the bias power, and the like, the organic residue OR may be uniformly removed from the surface of the pixel electrode 210 , thereby improving the surface characteristics of the pixel electrode 210 and increasing the life time of the light-emitting device including the intermediate layer 220 that is the emission layer arranged on the pixel electrode 210 .
- the process time of the second dry cleaning PT 2 may be in a range of about 15 seconds to about 45 seconds. In this case, the life time of the light-emitting device may be further increased. This will be described below with reference to FIG. 6 .
- part of the pixel defining layer 119 may be removed during the second dry cleaning PT 2 to increase the width of the opening OP of the pixel defining layer 119 .
- an opening ratio may be increased.
- the same driving current, as applied before the opening ratio is increased, is supplied, higher luminance may be obtained due to the increased opening ratio.
- the life time of the light-emitting device may be further increased.
- the size of the pixel PX arranged on the display area DA illustrated in FIG. 1 may be increased by about 1 ⁇ m or less, for example, about 0.2 ⁇ m to about 0.3 ⁇ m.
- the size increase of the pixel PX may be due to a reduction of the thickness of the pixel defining layer 119 by about 1 ⁇ m or less while the second dry cleaning PT 2 is performed for about 30 seconds.
- the life time of the light-emitting device such as the OLED may be increased by about 20 hours.
- the mother substrate 100 ′ may be divided into a plurality of substrates 100 and a subsequent process may be performed on the plurality of substrates 100 .
- the mother substrate 100 ′ may be divided into the plurality of substrates 100 through, for example, laser cutting.
- a cleaning process (S 60 of FIG. 4 ), an oven process (S 70 of FIG. 4 ), and a third dry cleaning PT 3 (S 80 of FIG. 4 ) may be sequentially performed on the surfaces of the pixel electrode 210 and the pixel defining layer 119 arranged on the substrate 100 .
- FIG. 5E represents, as an example, one substrate of the plurality of substrates 100 for convenience of explanation. Further, the aforementioned process steps (S 60 , S 70 , S 80 ) may be applied to the plurality of substrates 100 .
- the cleaning process S 60 may wash away residual particles or the like present on the surfaces of the pixel electrode 210 and the pixel defining layer 119 by using water (H 2 O), and the oven process S 70 may correspond to a process of evaporating the water (H 2 O) or the like, used during the cleaning process (S 60 ), through heat.
- the third dry cleaning PT 3 may be plasma treatment.
- the third dry cleaning PT 3 may be performed by adding nitrogen gas (N 2 ) and oxygen gas (O 2 ) to the surface of the pixel electrode 210 and the pixel defining layer 119 .
- a flow rate of the nitrogen gas (N 2 ) may be in a range of about 200 sccm to about 600 sccm, and a flow rate of the oxygen gas (O 2 ) may be in a range of about 20 sccm or less.
- the flow rate of the oxygen gas (O 2 ) applied during the second dry cleaning PT 2 may be greater than a flow rate of the oxygen gas (O 2 ) applied during the third dry cleaning PT 3 .
- pressure may be applied during the third dry cleaning PT 3 and source power may be applied to generate plasma.
- the oxygen gas (O 2 ) may be made into ionized gas by applying the source power.
- the pressure during the third dry cleaning PT 3 may be about 5 mTorr or less, and the source power may be in a range of about 300 W to about 800 W.
- the life time of the light-emitting device may be further increased. Furthermore, because the source power is low, defects caused by static electricity may be reduced. This will be described below with reference to FIG. 7 .
- the dry cleaning after the oven process may be omitted.
- the work function of the pixel electrode may be reduced. Because the work function of the pixel electrode is involved in hole injection into the emission layer, this may interfere with hole injection in the pixel electrode.
- the work function of the pixel electrode 210 may be increased.
- the increase in the work function may promote hole injection into the intermediate layer 220 to increase the efficiency of the light-emitting device such as the OLED.
- the organic residue OR that may partially, remain on the surface of the pixel electrode 210 may be removed by the third dry cleaning PT 3 .
- the process time of the third dry cleaning PT 3 may be adjusted.
- the process time of the third dry cleaning PT 3 may be in a range of about 50 seconds to about 80 seconds, for example, about 65 seconds.
- an intermediate layer 220 may be formed on the pixel electrode 210 , on which the surface treatment has been performed through FIGS. 5C to 5E , for example, inside the opening OP of the pixel defining layer 119 .
- the intermediate layer 220 may include a low-molecular-weight material or a high-molecular-weight material.
- the intermediate layer 220 may be formed by, for example, vacuum deposition, screen printing, inkjet printing, or laser induced thermal image (LITI).
- the intermediate layer 220 of the OLED may include an organic emission layer.
- the organic emission layer may include an organic material including a fluorescent or phosphorescent material emitting red light, green light, blue light, or white light.
- the organic emission layer may be a low-molecular-weight organic material or a high-molecular-weight organic material.
- functional layers such as a hole transport layer (HTL), a hole injection layer (HIL), an electron transport layer (ETL), and an electron injection layer (EIL) may be arranged above and below the organic emission layer.
- the intermediate layer 220 may be arranged to correspond to each of the pixel electrodes 210 .
- the present invention is not limited thereto.
- the intermediate layer 220 may be variously modified.
- the intermediate layer 220 may include an integrated layer over the pixel electrodes 210 .
- An opposite electrode 230 may be formed to correspond to the OLEDs.
- the opposite electrode 230 may be disposed on the intermediate layer 220 and may overlap the pixel electrodes 210 .
- the opposite electrode 230 may be formed to cover the display area (DA of FIG. 1 ) of the substrate 100 through an open mask.
- the opposite electrode 230 may be formed by, for example, a deposition process such as CVD, PECVD, LPCVD, PVD, sputtering, or ALD.
- the opposite electrode 230 may include a transmissive electrode or a reflective electrode.
- the opposite electrode 230 may include a transparent or semitransparent electrode and may include a metal thin-film that has a low work function and includes, for example, Li, Ca, LiF/Ca, LiF/Al, Al, Ag, Mg, or any compound thereof.
- a transparent conductive oxide (TCO) layer such as ITO, IZO, ZnO, or In 2 O 3 may be further arranged on the metal thin-film.
- FIGS. 6, 7, 8A, and 8B are graphs according to an exemplary embodiment of the present invention.
- FIG. 6 is a graph showing the white (W) luminance life time according to the process time of the second dry cleaning PT 2 .
- FIG. 6 illustrates the white (W) luminance life time when the second dry cleaning PT 2 was omitted and the third dry cleaning PT 3 was performed for about 65 seconds with source power of about 1,000 W (Ref. 1).
- FIG. 6 illustrates the white (W) luminance life time when both the second dry cleaning PT 2 and the third dry cleaning PT 3 were omitted (Ref. 2), and when the second dry cleaning PT 2 was performed for about 15 seconds to about 100 seconds and the third dry cleaning PT 3 was performed for about 65 seconds with source power of about 800 W.
- the time (hours) for the luminance life time illustrated in FIG. 6 refers to the amount of time that lapsed from the luminance of 100% to the luminance of 93%.
- the time (hours) for the luminance life time illustrated in FIG. 6 is the time measured until the luminance dropped by 7%.
- the white (W) luminance life time was about 468 hours to about 574 hours, which was further increased than when the second dry cleaning PT 2 was omitted (Ref. 1) and when both the second dry cleaning PT 2 and the third dry cleaning PT 3 were omitted (Ref. 2).
- the process time of the second dry cleaning PT 2 may be in a range of about 15 seconds to about 45 seconds
- the process time of the third dry cleaning PT 3 may be in a range of about 50 seconds to about 80 seconds, for example, about 65 seconds.
- source power of about 800 W may be applied during the third dry cleaning PT 3 .
- FIG. 6 it may seem that the white (W) luminance life time is most increased.
- all organic residues (OR of FIG. 5C ) present on the surface of the pixel electrode ( 210 of FIG. 5C ) may be removed to improve surface characteristics of the pixel electrode 210 .
- the life time of the light-emitting device including the intermediate layer ( 220 of FIG. 5F ), which is the emission layer arranged on the pixel electrode 210 may be increased.
- FIG. 7 is a graph showing the white (W) luminance life time according to the source power applied during the third dry cleaning PT 3 .
- FIG. 7 shows the white (W) luminance life time by changing the conditions of the third dry cleaning PT 3 after the second dry cleaning PT 2 is performed for about 15 seconds.
- the luminance life time may correspond to the time taken until the luminance drops by 7% as described above with reference to FIG. 6 .
- the process time of the third dry cleaning PT 3 may be adjusted.
- the third dry cleaning PT 3 may be performed for about 50 seconds to about 80 seconds, for example, about 65 seconds.
- the white (W) luminance life time was about 555 hours.
- the white (W) luminance life time was about 374 hours.
- the white (W) luminance life time was about 419 hours. In this manner, it may be seen that when source power applied during the third dry cleaning PT 3 was about 800 W, the white (W) luminance life time was most increased.
- source power applied during the third dry cleaning PT 3 may be in a range of 300 W to 800 W. In this case, the luminance life time may be increased. In addition, because the source power is low, defects caused by static electricity generated on the surface of the pixel electrode 210 may be reduced.
- FIG. 8A is a graph showing a green (G) luminance life time according to the process time of the second dry cleaning PT 2 and, the conditions of the third dry cleaning PT 3
- FIG. 8B is a graph showing a blue (B) luminance life time according to the process time of the second dry cleaning PT 2 and the conditions of the third dry cleaning PT 3 .
- FIGS. 8A and 8B illustrate the green (G) and blue (B) luminance life time improvement rates (%) when the third dry cleaning PT 3 was performed with source power of about 800 W and the process time of the second dry cleaning PT 2 was changed (corresponding to a white point), when the third dry cleaning PT 3 was performed with source power of about 1,000 W and the process time of the second dry cleaning PT 2 was changed (corresponding to a hatched point), and when the third dry cleaning PT 3 was performed with source power of about 2,000 W and the process time of the second dry cleaning PT 2 was changed (corresponding to a black point), based on the luminance life time when the second dry cleaning PT 2 was omitted (Ref. 1).
- the green (G) and blue (B) luminance life time is increased more when the second dry cleaning PT 2 is performed than when the second dry cleaning PT 2 is omitted (Ref. 1).
- the green (G) luminance life time may be increased by about 70% than when the second dry cleaning PT 2 is omitted (Ref. 1).
- the blue (B) luminance life time may be increased by about 250% than when the second dry cleaning PT 2 is omitted (Ref. 1).
- the second dry cleaning PT 2 and the third dry cleaning PT 3 may be performed before the intermediate layer 220 , which is the emission layer, is deposited on the pixel electrode 210 .
- the organic residue OR may be removed from the pixel electrode 210 , thereby increasing the life time of the light-emitting device including the intermediate layer 220 .
- the work function of the pixel electrode 210 may be increased, hole injection in the pixel electrode 210 may be facilitated.
- the method of manufacturing the display apparatus in which the life time of the light-emitting device is increased may be provided.
- the scope of the present invention is not limited by these effects.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Electroluminescent Light Sources (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
Description
- This application claims priority under 35 U.S.C. § 19 to Korean Patent Application No. 10-2020-0001565, filed on Jan. 6, 2020, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.
- One or more exemplary embodiments of the present invention relate to a method of manufacturing a display apparatus, and more particularly, to a method of manufacturing a display apparatus including performing a dry cleaning on components of the display apparatus.
- A display apparatus is an apparatus for displaying data. Display apparatuses may be used as displays for small products, such as mobile phones, or may be used as displays for large products such as televisions.
- Typically, a display apparatus includes a plurality of pixels that receive electric signals and emit light to display an image to the outside based on the received electric signals. Each pixel includes a light-emitting device. For example, an organic light-emitting display apparatus includes an organic light-emitting diode (OLED) as a light-emitting device. In general, an organic light-emitting display apparatus includes a thin-film transistor and an OLED, and the OLED emits light by itself.
- As the applications of display apparatuses have diversified, various designs have been attempted to increase the quality of the display apparatuses. For example, light-emitting devices, included in display apparatuses, with increased life-time usage have been under development.
- According to an exemplary embodiment of the present invention, a method of manufacturing a display apparatus includes: forming a pixel electrode on a substrate; forming a pixel defining layer covering at least an edge of the pixel electrode and including an opening exposing a part of the pixel electrode; performing first dry cleaning by adding oxygen gas (O2) to a surface of the pixel electrode exposed by the opening in the pixel defining layer, wherein the oxygen gas (O2) is added at a flow rate in a range of about 1,200 sccm to about 3,600 sccm; performing second dry cleaning after the first dry cleaning; forming an intermediate layer on the pixel electrode after the second dry cleaning; and forming an opposite electrode on the intermediate layer and the pixel defining layer.
- In an exemplary embodiment of the present invention, the first dry cleaning includes removing organic residue from the surface of the pixel electrode.
- In an exemplary embodiment of the present invention, the organic residue includes the same material as that of the pixel defining layer.
- In an exemplary embodiment of the present invention, the method further includes: forming a planarization layer on the substrate; forming a contact hole through the planarization layer; and performing third dry cleaning on the planarization layer and the contact hole.
- In an exemplary embodiment of the present invention, the performing of the first dry cleaning is substantially the same as the performing of the third dry cleaning.
- In an exemplary embodiment of the present invention, the method further includes performing a cleaning process between the first dry cleaning and the second dry cleaning.
- In an exemplary embodiment of the present invention, the method further includes performing an oven process.
- In an exemplary embodiment of the present invention, the flow rate of the oxygen gas (O2) during the first dry cleaning is greater than a flow rate of oxygen gas (O2) during the second dry cleaning.
- In an exemplary embodiment of the present invention, the second dry cleaning is performed by adding the oxygen gas (O2) at a flow rate of about 20 sccm or less.
- In an exemplary embodiment of the present invention, the second dry cleaning is performed by adding nitrogen gas (N2) at a flow rate in a range of about 200 sccm to about 600 sccm.
- In an exemplary embodiment of the present invention, source power is applied during the first dry cleaning and the second dry cleaning.
- In an exemplary embodiment of the present invention, the source power applied during the first dry cleaning is in a range of about 500 W to about 1,500 W, and the source power applied during the second dry cleaning is in a range of about 300 W to about 800 W.
- In an exemplary embodiment of the present invention, bias power is applied during the first dry cleaning.
- In an exemplary embodiment of the present invention, the bias power applied during the first dry cleaning is in a range of about 750 W to about 2,250 W.
- In an exemplary embodiment of the present invention, pressure is applied during the first dry cleaning and the second dry cleaning.
- In an exemplary embodiment of the present invention, the pressure applied during the first dry cleaning is in a range of about 5 mTorr to about 35 mTorr, and the pressure applied during the second dry cleaning is about 5 mTorr or less.
- In an exemplary embodiment of the present invention, a process time of the first dry cleaning is in a range of about 15 seconds to about 45 seconds.
- In an exemplary embodiment of the present invention, a process time of the second dry cleaning is in a range of about 50 seconds to about 80 seconds.
- In an exemplary embodiment of the present invention, a part of the pixel defining layer is removed during the first dry cleaning to increase a width of the opening exposing the part of the pixel electrode.
- In an exemplary embodiment of the present invention, a thickness of the pixel defining layer is reduced by about 1 μm or less.
- The above and other features of the present invention will become more apparent by describing in detail exemplary embodiments thereof, with reference to the accompanying drawings, in which:
-
FIG. 1 is a schematic plan view of a display apparatus according to an exemplary embodiment of the present invention; -
FIG. 2 is a schematic plan view of a display panel according to an exemplary embodiment of the present invention; -
FIG. 3 is a circuit diagram of a pixel in display apparatus, according to an exemplary embodiment of the present invention; -
FIG. 4 is a flowchart of a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention; -
FIGS. 5A, 5B, 5C, 5D, 5E, and 5F are cross-sectional views sequentially illustrating a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention; -
FIG. 6 is a graph according to an exemplary embodiment of the present invention; -
FIG. 7 is a graph according to an exemplary embodiment of the present invention; -
FIG. 8A is a graph according to an exemplary embodiment of the present invention; and -
FIG. 8B is a graph according to an exemplary embodiment of the present invention. - Exemplary embodiments of the present invention will now be described more fully with reference to the accompanying drawings. It is to be understood that the present invention may be embodied in different forms and thus should not be construed as being limited to the exemplary embodiments set forth herein. It is to be understood that like reference numerals may refer to like elements throughout the specification, and thus redundant descriptions may be omitted. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
- It will be understood that although the terms “first,” “second,” etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. Thus, a first component discussed below could be termed a second component without departing from the spirit and scope of the present invention.
- In addition, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise.
- Sizes of components in the drawings may be exaggerated for clarity. In other words, because the sizes and thicknesses of elements in the drawings may be exaggerated for clarity, the present invention is not limited thereto.
- When an exemplary embodiment of the present invention may be implemented differently, a process order may be performed differently from the described order. For example, two consecutively described processes may be performed substantially at the same time or performed in an order opposite to the described order.
- In the following embodiments, it will be understood that when a film, layer, region, element, or component is referred to as being “connected to” or “coupled to” another film, layer, region, element, and component, it may be directly connected or coupled to the other film, layer, region, element, or component or intervening elements.
- It is to be understood that the x-axis, the y-axis and the z-axis are not limited to three axes of the rectangular coordinate system, and may be interpreted in a broader sense. For example, the x-axis, the y-axis, and the z-axis may be perpendicular to one another, or may represent different directions that are not perpendicular to one another.
- Hereinafter, exemplary embodiments of the present invention will be described in detail with reference to the accompanying drawings.
-
FIG. 1 is a schematic plan view of adisplay apparatus 1 according to an exemplary embodiment of the present invention. - Referring to
FIG. 1 , thedisplay apparatus 1 may include a display area DA in which an image is displayed, and a peripheral area PA arranged around the display area DA. Thedisplay apparatus 1 may provide an image to the outside by using light emitted from the display area DA. - A
substrate 100 may include various materials, for example, glass, metal, or plastics. According to an exemplary embodiment of the present invention, thesubstrate 100 may include a flexible material. The flexible material refers to a substrate that may be bendable, foldable, or rollable. Thesubstrate 100 including the flexible material may include, for example, ultra-thin glass, metal, or plastics. - A pixel PX may be arranged in the display area DA of the
substrate 100. The pixel PX may include a display element such as an organic light-emitting diode (OLED). The pixel PX may include a plurality of pixels. The pixels PX may be arranged in various forms, for example, a stripe form, a pantile form, or a mosaic form, and implement an image. - In a plan view, the display area DA may be provided in a rectangular shape, as illustrated in
FIG. 1 . In an exemplary embodiment of the present invention, the display area DA may be provided in a polygonal shape (e.g., a triangular shape, a pentagonal shape, a hexagonal shape, etc.), a circular shape, an elliptical shape, or a combination thereof. - The peripheral area PA of the
substrate 100 is an area arranged around the display area DA and may be an area in which an image is not displayed. Various lines configured to transmit an electric signal to the display area DA, pads to which a printed circuit board (PCB) or a driver integrated circuit (IC) chip is attached, and the like may be located in the peripheral area PA. -
FIG. 2 is a schematic plan view of adisplay panel 10 according to an exemplary embodiment of the present invention. - Referring to
FIG. 2 , thedisplay panel 10 may include a display area DA and a peripheral area PA and may include a plurality of pixels PX arranged in the display area DA. The pixels PX may each include a display element such as an OLED. The pixels PX may each emit, for example, red light, green light, blue light, or white light from the OLED. Hereinafter, in this specification, the pixels PX refer to sub-pixels that emit light of different colors, and the pixels PX may each be, for example, one of a red (R) sub-pixel, a green (G) sub-pixel, or a blue (B) sub-pixel. The display area DA may be covered with an encapsulation member to be protected from external air or moisture. - The pixels PX may each be electrically connected to external circuits arranged in the peripheral area PA. A first
scan driving circuit 130, a secondscan driving circuit 131, an emissioncontrol driving circuit 133, a terminal 140, adata driving circuit 150, a firstpower supply line 160, and a secondpower supply line 170 may be arranged in the peripheral area PA. - The first
scan driving circuit 130 and the secondscan driving circuit 131 may provide scan signals to the pixels PX through scan lines SL. The secondscan driving circuit 131 may be arranged in parallel with the firstscan driving circuit 130, with the display area DA therebetween. Some pixels PX arranged in the display area DA may be electrically connected to the firstscan driving circuit 130, and the other pixels PX may be electrically connected to the secondscan driving circuit 131. In an exemplary embodiment of the present invention, the secondscan driving circuit 131 may be omitted. - The emission
control driving circuit 133 may provide emission control signals to the pixels PX through emission control lines EL. - The terminal 140 may be arranged on one side of the
substrate 100. The terminal 140 may be exposed without being covered by an insulating layer, and thus, au be electrically connected to a printed circuit board PCB. A terminal PCB-P of the printed circuit board PCB may be electrically connected to theterminal 140 of thedisplay panel 10. The printed circuit board PCB may transmit a signal or power of a controller to thedisplay panel 10. - A control signal generated by the controller may be transmitted to the first and second
scan driving circuits FIG. 3 ) to the first and secondpower supply lines second connection lines power supply line 160, and the second power supply voltage ELVSS may be provided to an opposite electrode (230 ofFIG. 5F ) of the pixel PX connected to the secondpower supply line 170. - The
data driving circuit 150 may be electrically connected to a data line DL. A data signal of thedata driving circuit 150 may be provided to the pixel PX through aconnection line 151 and the data line DL. Theconnection line 151 is connected to the terminal 140, and the data line DL is connected to theconnection line 151.FIG. 2 illustrates that thedata driving circuit 150 is arranged on the printed circuit board PCB. However, in an exemplary embodiment of the present invention, thedata driving circuit 150 may be arranged on thesubstrate 100. For example, thedata driving circuit 150 may be arranged between the terminal 140 and the firstpower supply line 160. - The first
power supply line 160 may include afirst sub-line 162 and asecond sub-line 163 extending parallel to each other and in the second direction DR2, with the display area DA therebetween. For example, thefirst sub-line 162 and thesecond sub-line 163 are respectively disposed at opposing sides of the display area DA. The secondpower supply line 170 may partially surround the display area DA. For example, thepower supply line 170 may have a square or rectangular shape with one side that is open. -
FIG. 3 is a circuit, diagram of a pixel PX in a display apparatus, according to an exemplary embodiment of the present invention. - Referring to
FIG. 3 , the pixel PX includes a pixel circuit PC connected to a scan line SL and a data line DL, and an organic light emitting diode (OLED) connected to the pixel circuit PC. - The pixel circuit PC may include a driving thin-film transistor (TFT) T1, a switching TFT T2, and a storage capacitor Cst. The switching TFT T2 may be electrically connected to the scan line SL and the data line DL, and may be configured to transfer a data signal Dm to the driving TFT T1 through the data line DL according to a scan signal Sn input through the scan line SL.
- The storage capacitor Cst may be electrically connected to the switching TFT T2 and the driving voltage line PL and may be configured to store a voltage corresponding to a difference between a voltage received from the switching TFT T2 and a driving voltage ELVDD supplied to the driving voltage line PL.
- The driving TFT T1 may be electrically connected to the driving voltage line PL and the storage capacitor Cst, and may be configured to control a driving current flowing from the driving voltage line PL to the OLED according to a voltage value stored in the storage capacitor Cst. The OLED may emit light having a certain luminance according to the driving current.
- A case in which the pixel circuit PC includes two TFTs and one storage capacitor has been described with reference to
FIG. 3 , but the present invention is not limited thereto. For example, the pixel circuit PC may include three or more TFTs and/or two or more storage capacitors. -
FIG. 4 is a flowchart of a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention.FIGS. 5A to 5F are cross-sectional views sequentially illustrating a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention. - Referring to
FIG. 4 , a method of manufacturing a display device (1 ofFIG. 1 ), according to an exemplary embodiment of the present invention, may include: forming an insulating layer or the like on amother substrate 100′ (S10); performing first dry cleaning PT1 thereon (S20); forming apixel electrode 210 and a pixel defining layer 119 (S30); performing second dry cleaning PT2 on thepixel electrode 210 and the pixel defining layer 119 (S40); dividing themother substrate 100′ into a plurality of substrates 100 (S50); performing third dry cleaning PT3 on thepixel electrode 210 and the pixel defining layer 119 (S80); and forming anintermediate layer 220 and an opposite electrode 230 (S90). - In addition, in an exemplary embodiment of the present invention, after dividing the
mother substrate 100′ into the plurality ofsubstrates 100, the method may further include performing a cleaning process (S60) and an oven process (S70). - The forming of the insulating layer or the like on the
mother substrate 100′ (S10) corresponds to sequentially forming gate insulating layers (111 and 113 ofFIG. 5A ) and an interlayer insulating layer (115 ofFIG. 5A ) on themother substrate 100′. - In an exemplary embodiment of the present invention, the performing of the first dry cleaning PT1 (S20) may be the same as the performing of the second dry cleaning PT2 (S40), and the second dry cleaning PT2 may remove an organic residue (OR of
FIG. 5C ) on the surface of thepixel electrode 210. In this case, the organic residue OR on the surface of thepixel electrode 210 may include the same material as that of thepixel defining layer 119. For example, the first dry cleaning PT1 may clean an upper surface of a planarization layer (117 ofFIG. 5B ). - Hereinafter, a method of manufacturing a display apparatus, according to an exemplary embodiment of the present invention, will be described in detail according to a stacking order with reference to
FIGS. 5A to 5F . - Referring to
FIG. 5A , abuffer layer 110, semiconductor layers A1 and A2, a firstgate insulating layer 111, gate electrodes G1 and G2, a secondgate insulating layer 113, an upper electrode CE2, aninterlayer insulating layer 115, and aplanarization layer 117 are sequentially formed on amother substrate 100′. A first gate electrode G1 of the gate electrodes G1 and G2 may also be a lower electrode CE1, and the lower electrode CE1 and the upper electrode CE2 may form a storage capacitor Cst. - The
mother substrate 100′ may include, for example, a glass material, a ceramic material, a metal material, or a material that is flexible or bendable. When themother substrate 100′ is flexible or bendable, themother substrate 100′ may include, for example, a polymer resin, such as polyethersulfone, polyacrylate, polyetherimide, polyethylene naphthalate, polyethyelene terephthalate, polyphenylene sulfide, polyarylate, polyimide, polycarbonate, or cellulose acetate propionate. - The
mother substrate 100′ may have a single-layered or multi-layered structure including the above-described material. In the case of the multi-layered structure, themother substrate 100′ may further include an inorganic layer. In an exemplary embodiment of the present invention, themother substrate 100′ may have a structure including a first organic layer, an inorganic layer disposed on the first organic layer, and a second organic layer disposed on the inorganic layer. - The
buffer layer 110 may include, for example, silicon oxide (SiO2) or silicon nitride (SiNx), and may be formed by a deposition process such as chemical vapor deposition (CVD) or sputtering. - A barrier layer may be further included between the
mother substrate 100′ and thebuffer layer 110. The barrier layer may prevent or minimize impurities from penetrating from themother substrate 100′ or the like into the semiconductor layers A1 and A2. The barrier layer may include an inorganic material such as oxide or nitride, an organic material, or an organic/inorganic composite, and may have a single-layered structure or a multi-layered structure including an inorganic material and an organic material. - The semiconductor layers A1 and A2 may be arranged on the
buffer layer 110. The semiconductor layers A1 and A2 may be formed by patterning a preliminary semiconductor layer. The preliminary semiconductor layer may include, for example, amorphous silicon or oxide semiconductor and may be deposited by CVD. In addition, for example, when the preliminary semiconductor layer includes an amorphous silicon layer, after film formation, the preliminary semiconductor layer may be crystallized into a polycrystalline silicon layer by various methods, such as rapid thermal annealing (RTA), solid phase crystallization (SPC), excimer laser annealing (ELA), metal induced crystallization (MIC), metal induced lateral crystallization (MILC), or sequential lateral solidification (SLS). - In an exemplary embodiment of the present invention, the semiconductor layers A1 and A2 may each include an oxide of at least one of indium (In), gallium (Ga), stannum (Sn), zirconium (Zr), vanadium (V), hafnium (Hf), cadmium (Cd), germanium (Ge), chromium (Cr), titanium (Ti), aluminum (Al), cesium (Cs), cerium (Ce), and/or zinc (Zn).
- The semiconductor layers A1 and A2 may each include a channel region, and a source region and a drain region arranged on both sides of the channel region. The semiconductor layers A1 and A2 may each be a single layer or a multi-layer.
- The first
gate insulating layer 111 and the secondgate insulating layer 113 may be stacked and arranged on themother substrate 100′ to cover the semiconductor layers A1 and A2. The firstgate insulating layer 111 and the secondgate insulating layer 113 may each include, for example, silicon oxide (SiO2), silicon nitride (SiNx), silicon oxynitride (SiON), aluminum oxide (Al2O3), titanium oxide (TiO2), tantalum oxide (Ta2O5), and hafnium oxide (HfO2), or zinc oxide (ZnO2), and may each be formed by a deposition process such as CVD or sputtering. However, the present invention is not limited thereto. - Gate electrodes G1 and G2 may be arranged on the first
gate insulating layer 111 to at least partially overlap the semiconductor layers A1 and A2. For example, the gate electrodes G1 and G2 may respectively overlap the channel regions of the semiconductor layers A1 and A2. The gate electrodes G1 and G2 may each include, for example, molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), or the like and may be a single layer or a multi-layer. For example, the gate electrodes G1 and G2 may each be a single Mo layer. - The gate electrodes G1 and G2 are illustrated as being arranged on the first
gate insulating layer 111, but in an exemplary embodiment of the present invention, the gate electrodes G1 and G2 may be arranged on the secondgate insulating layer 113. In addition, the gate electrodes G1 and G2 of the TFTs TFT1 and TFT2 may be arranged on the same layer or may be arranged on different layers from each other. - The lower electrode CE1 of the storage capacitor Cst may be arranged on the first
gate insulating layer 111 and may include the same material as that of the gate electrodes G1 and G2. The upper electrode CE2 of the storage capacitor Cst may overlap the lower electrode CE1 with the secondgate insulating layer 113 therebetween and may generate a capacitance. In this case, the secondgate insulating layer 113 may function as a dielectric layer of the storage capacitor Cst. - As illustrated in
FIG. 5A , the lower electrode CE1 of the storage capacitor Cst may overlap the first TFT TFT1. For example, the gate electrode G1 of the first TFT TFT1 may function as the lower electrode CE1 of the storage capacitor Cst. - To form the gate electrodes G1 and G2 and the lower electrode CE1 of the storage capacitor Cst, a metal layer may be formed on the surface of the
mother substrate 100′ and then patterned. For example, the metal layer may be disposed on the entire surface of themother substrate 100′ before being patterned. The metal layer may be formed by a deposition process such as CVD, plasma enhanced CVD (PECVD), low pressure CVD (LPCVD), physical vapor deposition (PVD), sputtering, or atomic layer deposition (ALD), but the present invention not limited thereto. The method of forming the upper electrode CE2 of the storage capacitor Cst may be substantially the same as the method of forming the gate electrodes G1 and G2 and the lower electrode CEI of the storage capacitor Cst. - An interlayer insulating
layer 115 may be formed to cover the upper electrode CE2 of the storage capacitor Cst on the surface of themother substrate 100′. For example, theinterlayer insulating layer 115 may be disposed on an entire surface of themother substrate 100′. The interlayer insulatinglayer 115 may include silicon oxide (SiO2), silicon nitride (SiNx), silicon oxynitride (SiON), aluminum oxide (Al2O3), titanium oxide (TiO2), tantalum oxide (Ta2O5), and hafnium oxide (HfO2), and/or zinc oxide (ZnO2), and may be formed by a deposition process such as CVD or sputtering. However, present invention is not limited thereto. - A first contact hole CNT1 may be formed to pass through the first and second
gate insulating layers layer 115, and may expose the source regions and/or the drain regions of the semiconductor layers A1 and A2. - Source electrodes S1 and S2 and drain electrodes D1 and D2 may each include a conductive material including molybdenum (Mo), aluminum (Al), copper (Cu), titanium (Ti), and the like, and may each be a single layer or a multi-layer including the above-described material. For example, the source electrodes S1 and S2 and the drain electrodes D1 and D2 may each have a multi-layered structure of Ti/Al/Ti. The source electrodes S1 and S2 and the drain electrodes D1 and D2 may be connected to the source regions or the drain regions of the semiconductor layers A1 and A2 through the first contact hole CNT1. For example, the source electrode S1 and S2 may be connected to the source regions of the semiconductor layers A1 and A2, and the drain electrodes D1 and D2 may connected to the drain regions of the semiconductor layers A1 and A2.
- The source electrodes S1 and S2 and the drain electrodes D1 and D2 may be covered with an inorganic protective layer. The inorganic protective layer may be a single layer or a multi-layer of silicon nitride (SiNx) and silicon oxide (SiOx). The inorganic protective layer may be provided to cover and protect some lines arranged on the
interlayer insulating layer 115. - A
planarization layer 117 may be arranged on theinterlayer insulating layer 115 to cover the source electrodes S1 and S2 and the drain electrodes D1 and D2. Theplanarization layer 117 may be a single layer or a multi-layer including an organic material or an inorganic material. Theplanarization layer 117 may include a general-purpose polymer (for example, benzocyclobutene (BCB), polyimide, hexamethyldisiloxane (HMDSO), polymethylmethacrylate (PMMA), or polystyrene (PS)), a polymer derivative having a phenol-based group, an acryl-based polymer, an imide-based polymer, an arylether-based polymer, an amide-based polymer, a fluorine-based polymer, a p-xylene-based polymer, a vinyl alcohol-based polymer, and any blend thereof. Theplanarization layer 117 may include, for example, silicon oxide (SiO2), silicon nitride (SiNx), silicon oxynitride (SiON), aluminum oxide (Al2O3), titanium oxide (TiO2), tantalum oxide (Ta2O5), hafnium oxide (HfO2), and/or zinc oxide (ZnO2). After forming theplanarization layer 117, chemical mechanical polishing may be performed thereon so as to provide a flat upper surface. - Referring to
FIG. 5B , second contact holes CNT2 passing through theplanarization layer 117 and exposing the drain electrodes D1 and D2 may be formed through a mask process. - After forming the second contact holes CNT2, first dry cleaning PT1 may be performed on the
planarization layer 117. In an exemplary embodiment of the present invention, the first dry cleaning PT1 may be plasma treatment. The plasma treatment corresponds to a method of generating plasma by applying radio frequency to oxygen gas (O2) or argon gas (Ar) and irradiating the surface of theplanarization layer 117 to clean the surface of theplanarization layer 117 through chemical reaction. - In an exemplary embodiment of the present invention, the first dry cleaning PT1 may be performed by adding oxygen gas (O2). Because partial pressure of the oxygen gas (O2) is higher than partial pressure of other gases, residues of the
planarization layer 117, generated while forming the second contact hole CNT2, may be effectively removed. - In an exemplary embodiment of the present invention, a flow rate of the oxygen gas (O2) during the first dry cleaning PT1 may be in a range of about 1,200 sccm to about 3,600 sccm. When the first dry cleaning PT1 is performed by adding the oxygen gas (O2) in a range of about 1,200 sccm to about 3,600 sccm, foreign matters or particles may be removed from the surface of the
planarization layer 117 at a rate of about 900 □/min. - In an exemplary embodiment of the present invention, pressure may be applied during the first dry cleaning PT1 and source power may be applied to generate plasma. For example, the oxygen gas (O2) may be made into ionized gas by applying the source power. In an exemplary embodiment of the present invention, the pressure may be in a range of about 5 mTorr to about 35 mTorr, and the source power may be in a range of about 500 W to about 1,500 W.
- In an exemplary embodiment of the present invention, bias power may be further applied during the first dry cleaning PT1. When the bias power is applied, the gas ionized by the source power is attracted to a voltage having an opposite polarity by the bias power. Hence, kinetic energy may be increased, thereby more effectively removing the residue or the like from the
planarization layer 117. In addition, when the bias power is applied, the residue or the like may be uniformly removed from theplanarization layer 117. In an exemplary embodiment of the present invention, the bias power may be applied in a range of about 750 W to about 2,250 W. - Referring to
FIG. 5C , apixel electrode 210 may be formed on theplanarization layer 117. Thepixel electrode 210 may be formed by, for example, depositing a conductive layer on the entire upper surface of theplanarization layer 117 and performing a mask process and an etching process on theplanarization layer 117. - The
pixel electrode 210 may include a (semi)transmissive electrode or a reflective electrode. In an exemplary embodiment of the present invention, thepixel electrode 210 may include a reflective layer and a transparent or semitransparent electrode layer arranged above the reflective layer. The reflective layer may include, for example, Ag, Mg, Al, Pt, Pd, Au, Ni, Nd, Ir, Cr, or any compound thereof. The transparent or semitransparent electrode layer may include at least one of indium tin oxide (ITO), indium zinc oxide (IZO), zinc oxide (ZnO), indium oxide (In2O3), indium gallium oxide (IGO), and/or aluminum zinc oxide (AZO). In an exemplary embodiment of the present invention, thepixel electrode 210 may include ITO, Ag, and/or ITO. - Because the second contact hole (CNT2 of
FIG. 5B ) exposing the drain electrodes D1 and D2 is formed in theplanarization layer 117, thepixel electrode 210 may be electrically connected to the drain electrodes D1 and D2 through the second contact hole CNT2. For example, thepixel electrode 210 may be connected to the first drain electrode D1 through the second contact hole CNT2. - A
pixel defining layer 119 may be formed on theplanarization layer 117. For example, thepixel defining layer 119 may be formed on the entire upper surface of theplanarization layer 117. Thepixel defining layer 119 may cover at least an edge of thepixel electrode 210 and include an opening OP exposing a central portion of thepixel electrode 210. Thepixel defining layer 119 may include at least one organic insulating material, such as polyimide, polyimide, an acrylic resin, benzocyclobutene, and a phenol resin, and may be formed by spin coating or the like. - The
pixel defining layer 119 may increase a distance between the edge of thepixel electrode 210 and the opposite electrode (230 ofFIG. 5F ) above thepixel electrode 210, thereby preventing arcs or the like from occurring at the edge of thepixel electrode 210. - After forming the
pixel defining layer 119, second dry cleaning PT2 may be performed on thepixel defining layer 119. In an exemplary embodiment of the present invention, the second dry cleaning PT2 may be substantially the same as the first dry cleaning PT1 performed inFIG. 5B . For example, the second dry cleaning PT2 may be plasma treatment and may be performed by adding oxygen gas (O2) in a range of about 1200 sccm to about 3,600 sccm. - When the second dry cleaning PT2 is performed by adding the oxygen gas (O2) as in the present embodiment, the partial pressure of the oxygen gas (O2) is higher than the partial pressure of other gases. Therefore, organic residue OR (e.g., residue of the pixel defining layer 119) generated on the surface of the
pixel electrode 210 while forming the opening OP of thepixel defining layer 119 may be effectively removed. For example, when the second dry cleaning PT2 is performed by adding the oxygen gas (O2) in a range of about 1,200 sccm to about 3,600 sccm, the organic residue OR may be removed from thepixel electrode 210 at a rate of about 900 □/min. - In an exemplary embodiment of the present invention, pressure may be applied during the second dry cleaning PT2, and source power and bias power may be applied as well. In an exemplary embodiment of the present invention, during the second dry cleaning PT2, the pressure may be applied in a range of about 5 mTorr to about 35 mTorr, the source power may be applied in a range of about 500 W to about 1,500 W, and the bias power may be applied in a range of about 750 W to about 2,250 W.
- In a comparative example, when the dry cleaning is not performed after the pixel defining layer is formed, organic residue corresponding to part of the pixel defining layer may be present on the surface of the pixel electrode. This may change characteristics of an OLED arranged with the pixel electrode. Thus, the life time of the OLED may be shortened.
- Therefore, in the present embodiment, the second dry cleaning PT2 may be performed after the
pixel defining layer 119 is formed. When thepixel defining layer 119 including the opening OP is formed and the second dry cleaning PT2 is performed by adding the oxygen gas (O2) and applying the pressure, the source power, the bias power, and the like, the organic residue OR may be uniformly removed from the surface of thepixel electrode 210, thereby improving the surface characteristics of thepixel electrode 210 and increasing the life time of the light-emitting device including theintermediate layer 220 that is the emission layer arranged on thepixel electrode 210. - In an exemplary embodiment of the present invention, the process time of the second dry cleaning PT2 may be in a range of about 15 seconds to about 45 seconds. In this case, the life time of the light-emitting device may be further increased. This will be described below with reference to
FIG. 6 . - In an exemplary embodiment of the present invention, part of the
pixel defining layer 119 may be removed during the second dry cleaning PT2 to increase the width of the opening OP of thepixel defining layer 119. When the width of the opening OP is increased, an opening ratio may be increased. When the same driving current, as applied before the opening ratio is increased, is supplied, higher luminance may be obtained due to the increased opening ratio. In addition, when the aperture ratio is increased, the life time of the light-emitting device may be further increased. - In an exemplary embodiment of the present invention, when the process time of the second dry cleaning PT2 is about 30 seconds, the size of the pixel PX arranged on the display area DA illustrated in
FIG. 1 may be increased by about 1 μm or less, for example, about 0.2 μm to about 0.3 μm. The size increase of the pixel PX may be due to a reduction of the thickness of thepixel defining layer 119 by about 1 μm or less while the second dry cleaning PT2 is performed for about 30 seconds. - In the present embodiment, when the thickness of the
pixel defining layer 119 is reduced by about 1 μm or less due to the second dry cleaning PT2 and the size of the pixel PX is increased by about 1 μm or less, for example, about 0.2 μm to about 0.3 μm, the life time of the light-emitting device such as the OLED may be increased by about 20 hours. - Referring to
FIG. 5D , after the second dry cleaning PT2, themother substrate 100′ may be divided into a plurality ofsubstrates 100 and a subsequent process may be performed on the plurality ofsubstrates 100. In an exemplary embodiment of the present invention, themother substrate 100′ may be divided into the plurality ofsubstrates 100 through, for example, laser cutting. - Referring to
FIG. 5E , in an exemplary embodiment of the present invention, a cleaning process (S60 ofFIG. 4 ), an oven process (S70 ofFIG. 4 ), and a third dry cleaning PT3 (S80 ofFIG. 4 ) may be sequentially performed on the surfaces of thepixel electrode 210 and thepixel defining layer 119 arranged on thesubstrate 100. In addition,FIG. 5E represents, as an example, one substrate of the plurality ofsubstrates 100 for convenience of explanation. Further, the aforementioned process steps (S60, S70, S80) may be applied to the plurality ofsubstrates 100. - In an exemplary embodiment of the present invention, the cleaning process S60 may wash away residual particles or the like present on the surfaces of the
pixel electrode 210 and thepixel defining layer 119 by using water (H2O), and the oven process S70 may correspond to a process of evaporating the water (H2O) or the like, used during the cleaning process (S60), through heat. - In an exemplary embodiment of the present invention, the third dry cleaning PT3 may be plasma treatment. In addition, the third dry cleaning PT3 may be performed by adding nitrogen gas (N2) and oxygen gas (O2) to the surface of the
pixel electrode 210 and thepixel defining layer 119. For example, a flow rate of the nitrogen gas (N2) may be in a range of about 200 sccm to about 600 sccm, and a flow rate of the oxygen gas (O2) may be in a range of about 20 sccm or less. For example, the flow rate of the oxygen gas (O2) applied during the second dry cleaning PT2 may be greater than a flow rate of the oxygen gas (O2) applied during the third dry cleaning PT3. - In addition, in an exemplary embodiment of the present invention, pressure may be applied during the third dry cleaning PT3 and source power may be applied to generate plasma. For example, the oxygen gas (O2) may be made into ionized gas by applying the source power. In an exemplary embodiment of the present invention, the pressure during the third dry cleaning PT3 may be about 5 mTorr or less, and the source power may be in a range of about 300 W to about 800 W.
- In the present embodiment, when the source power applied during the third dry cleaning PT3 is in a range of about 300 W to about 800 W, the life time of the light-emitting device may be further increased. Furthermore, because the source power is low, defects caused by static electricity may be reduced. This will be described below with reference to
FIG. 7 . - In a comparative example, the dry cleaning after the oven process may be omitted. In this case, the work function of the pixel electrode may be reduced. Because the work function of the pixel electrode is involved in hole injection into the emission layer, this may interfere with hole injection in the pixel electrode.
- However, when the third dry cleaning PT3 is performed by adding the nitrogen gas (N2) and oxygen gas (O2) after the oven process S70 and applying the pressure, the source power, and the like according to the present embodiment, the work function of the
pixel electrode 210 may be increased. The increase in the work function may promote hole injection into theintermediate layer 220 to increase the efficiency of the light-emitting device such as the OLED. In addition, the organic residue OR that may partially, remain on the surface of thepixel electrode 210 may be removed by the third dry cleaning PT3. - In an exemplary embodiment of the present invention, the process time of the third dry cleaning PT3 may be adjusted. For example, the process time of the third dry cleaning PT3 may be in a range of about 50 seconds to about 80 seconds, for example, about 65 seconds.
- Referring to
FIG. 5F , anintermediate layer 220 may be formed on thepixel electrode 210, on which the surface treatment has been performed throughFIGS. 5C to 5E , for example, inside the opening OP of thepixel defining layer 119. Theintermediate layer 220 may include a low-molecular-weight material or a high-molecular-weight material. Theintermediate layer 220 may be formed by, for example, vacuum deposition, screen printing, inkjet printing, or laser induced thermal image (LITI). - The
intermediate layer 220 of the OLED may include an organic emission layer. The organic emission layer may include an organic material including a fluorescent or phosphorescent material emitting red light, green light, blue light, or white light. The organic emission layer may be a low-molecular-weight organic material or a high-molecular-weight organic material. For example, functional layers such as a hole transport layer (HTL), a hole injection layer (HIL), an electron transport layer (ETL), and an electron injection layer (EIL) may be arranged above and below the organic emission layer. Theintermediate layer 220 may be arranged to correspond to each of thepixel electrodes 210. However, the present invention is not limited thereto. For example, theintermediate layer 220 may be variously modified. For example, theintermediate layer 220 may include an integrated layer over thepixel electrodes 210. - An
opposite electrode 230 may be formed to correspond to the OLEDs. For example, theopposite electrode 230 may be disposed on theintermediate layer 220 and may overlap thepixel electrodes 210. Theopposite electrode 230 may be formed to cover the display area (DA ofFIG. 1 ) of thesubstrate 100 through an open mask. Theopposite electrode 230 may be formed by, for example, a deposition process such as CVD, PECVD, LPCVD, PVD, sputtering, or ALD. - The
opposite electrode 230 may include a transmissive electrode or a reflective electrode. In an exemplary embodiment of the present invention, theopposite electrode 230 may include a transparent or semitransparent electrode and may include a metal thin-film that has a low work function and includes, for example, Li, Ca, LiF/Ca, LiF/Al, Al, Ag, Mg, or any compound thereof. In addition, a transparent conductive oxide (TCO) layer such as ITO, IZO, ZnO, or In2O3 may be further arranged on the metal thin-film. -
FIGS. 6, 7, 8A, and 8B are graphs according to an exemplary embodiment of the present invention. -
FIG. 6 is a graph showing the white (W) luminance life time according to the process time of the second dry cleaning PT2. -
FIG. 6 illustrates the white (W) luminance life time when the second dry cleaning PT2 was omitted and the third dry cleaning PT3 was performed for about 65 seconds with source power of about 1,000 W (Ref. 1). In addition,FIG. 6 illustrates the white (W) luminance life time when both the second dry cleaning PT2 and the third dry cleaning PT3 were omitted (Ref. 2), and when the second dry cleaning PT2 was performed for about 15 seconds to about 100 seconds and the third dry cleaning PT3 was performed for about 65 seconds with source power of about 800 W. - The time (hours) for the luminance life time illustrated in
FIG. 6 refers to the amount of time that lapsed from the luminance of 100% to the luminance of 93%. For example, the time (hours) for the luminance life time illustrated inFIG. 6 is the time measured until the luminance dropped by 7%. - When the second dry cleaning PT2 was omitted and the third dry cleaning PT3 was performed for about 65 seconds with source power of about 1,000 W (Ref. 1), the white (W) luminance life time was about 330 hours, and when both the second dry cleaning PT2 and the third dry cleaning PT3 were omitted (Ref. 2), the white (W) luminance life time was about 312 hours.
- When the second dry cleaning PT2 was performed for about 15 seconds to about 100 seconds and the third dry cleaning PT3 was performed for about 65 seconds with source power of about 800 W, the white (W) luminance life time was about 468 hours to about 574 hours, which was further increased than when the second dry cleaning PT2 was omitted (Ref. 1) and when both the second dry cleaning PT2 and the third dry cleaning PT3 were omitted (Ref. 2).
- For example, because the white (W) life time was shortest when both the second dry cleaning PT2 and the third dry cleaning PT3 were omitted (Ref. 2), it may seem that the second dry cleaning PT2 and the third dry cleaning PT3 are associated with the luminance life time.
- In an exemplary embodiment of the present invention, the process time of the second dry cleaning PT2 may be in a range of about 15 seconds to about 45 seconds, and the process time of the third dry cleaning PT3 may be in a range of about 50 seconds to about 80 seconds, for example, about 65 seconds. In addition, source power of about 800 W may be applied during the third dry cleaning PT3. In this case, referring to
FIG. 6 , it may seem that the white (W) luminance life time is most increased. - For example, according to an exemplary embodiment of the present invention, all organic residues (OR of
FIG. 5C ) present on the surface of the pixel electrode (210 ofFIG. 5C ) may be removed to improve surface characteristics of thepixel electrode 210. As a result, the life time of the light-emitting device including the intermediate layer (220 ofFIG. 5F ), which is the emission layer arranged on thepixel electrode 210, may be increased. -
FIG. 7 is a graph showing the white (W) luminance life time according to the source power applied during the third dry cleaning PT3. - For example,
FIG. 7 shows the white (W) luminance life time by changing the conditions of the third dry cleaning PT3 after the second dry cleaning PT2 is performed for about 15 seconds. The luminance life time may correspond to the time taken until the luminance drops by 7% as described above with reference toFIG. 6 . - In an exemplary embodiment of the present invention, the process time of the third dry cleaning PT3 may be adjusted. For example, the third dry cleaning PT3 may be performed for about 50 seconds to about 80 seconds, for example, about 65 seconds.
- Referring to
FIG. 7 , when the third dry cleaning PT3 was performed with source power of about 800 W, the white (W) luminance life time was about 555 hours. When the third dry cleaning PT3 was performed with the source power of about 1,000 W, the white (W) luminance life time was about 374 hours. In addition, when the third dry cleaning PT3 was performed with source power of about 2,000 W, the white (W) luminance life time was about 419 hours. In this manner, it may be seen that when source power applied during the third dry cleaning PT3 was about 800 W, the white (W) luminance life time was most increased. - In an exemplary embodiment of the present invention, source power applied during the third dry cleaning PT3 may be in a range of 300 W to 800 W. In this case, the luminance life time may be increased. In addition, because the source power is low, defects caused by static electricity generated on the surface of the
pixel electrode 210 may be reduced. -
FIG. 8A is a graph showing a green (G) luminance life time according to the process time of the second dry cleaning PT2 and, the conditions of the third dry cleaning PT3, andFIG. 8B is a graph showing a blue (B) luminance life time according to the process time of the second dry cleaning PT2 and the conditions of the third dry cleaning PT3. -
FIGS. 8A and 8B illustrate the green (G) and blue (B) luminance life time improvement rates (%) when the third dry cleaning PT3 was performed with source power of about 800 W and the process time of the second dry cleaning PT2 was changed (corresponding to a white point), when the third dry cleaning PT3 was performed with source power of about 1,000 W and the process time of the second dry cleaning PT2 was changed (corresponding to a hatched point), and when the third dry cleaning PT3 was performed with source power of about 2,000 W and the process time of the second dry cleaning PT2 was changed (corresponding to a black point), based on the luminance life time when the second dry cleaning PT2 was omitted (Ref. 1). - It may be seen that the green (G) and blue (B) luminance life time is increased more when the second dry cleaning PT2 is performed than when the second dry cleaning PT2 is omitted (Ref. 1).
- For example, referring to region I of
FIG. 8A , when the third dry cleaning PT3 is performed with the source power of about 800 W and the process time of the second dry cleaning PT2 is in a range of about 15 seconds to about 30 seconds, the green (G) luminance life time may be increased by about 70% than when the second dry cleaning PT2 is omitted (Ref. 1). - Similarly, referring to region II of
FIG. 8B , when the third dry cleaning PT3 is performed with the source power of about 800 W and the process time of the second, dry cleaning PT2 is in a range of about 15 seconds to about 30 seconds, the blue (B) luminance life time may be increased by about 250% than when the second dry cleaning PT2 is omitted (Ref. 1). - In addition, comparing the conditions of the third dry cleaning PT3 when the second dry cleaning PT2 was performed for about 15 seconds to about 30 seconds, it may be seen that the green (G) and blue (B) luminance life time was increased most when the source power was about 800 W.
- In an exemplary embodiment of the present invention, the second dry cleaning PT2 and the third dry cleaning PT3 may be performed before the
intermediate layer 220, which is the emission layer, is deposited on thepixel electrode 210. In this manner, the organic residue OR may be removed from thepixel electrode 210, thereby increasing the life time of the light-emitting device including theintermediate layer 220. Furthermore, because the work function of thepixel electrode 210 may be increased, hole injection in thepixel electrode 210 may be facilitated. - As described above, according to an exemplary embodiment of the present invention, the method of manufacturing the display apparatus, in which the life time of the light-emitting device is increased may be provided. The scope of the present invention is not limited by these effects.
- While the present invention has been described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made thereto without departing from the spirit and scope of the present invention.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2020-0001565 | 2020-01-06 | ||
KR1020200001565A KR20210088800A (en) | 2020-01-06 | 2020-01-06 | Display apparatus manufacturing method |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210210686A1 true US20210210686A1 (en) | 2021-07-08 |
US11404641B2 US11404641B2 (en) | 2022-08-02 |
Family
ID=76609162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/999,749 Active 2041-01-27 US11404641B2 (en) | 2020-01-06 | 2020-08-21 | Method of manufacturing display apparatus |
Country Status (3)
Country | Link |
---|---|
US (1) | US11404641B2 (en) |
KR (1) | KR20210088800A (en) |
CN (1) | CN113078187A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210149957A (en) * | 2020-06-02 | 2021-12-10 | 삼성디스플레이 주식회사 | Display device and manufacturing method thereof |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040261815A1 (en) * | 2003-06-27 | 2004-12-30 | Texas Instruments, Incorporated | Three-step chamber cleaning process for deposition tools |
KR20060055612A (en) * | 2004-11-18 | 2006-05-24 | 삼성에스디아이 주식회사 | Method for fabricating oled |
KR100903101B1 (en) | 2005-02-07 | 2009-06-16 | 삼성모바일디스플레이주식회사 | OLED and method for fabricating the same |
JP5168762B2 (en) | 2005-08-01 | 2013-03-27 | コニカミノルタホールディングス株式会社 | Method for manufacturing organic electroluminescence element |
JP2008159347A (en) * | 2006-12-22 | 2008-07-10 | Seiko Epson Corp | Manufacturing method of transparent conductive film, manufacturing method of organic electroluminescent device, and plasma treatment device |
JP4950673B2 (en) * | 2007-01-10 | 2012-06-13 | キヤノン株式会社 | Organic EL display device |
KR101293565B1 (en) | 2007-01-26 | 2013-08-06 | 삼성디스플레이 주식회사 | Organic light emitting diode display and method for manufacturing the same |
KR100870119B1 (en) | 2007-03-08 | 2008-11-25 | 세메스 주식회사 | Apparatus and method for treating substrate |
JP4776575B2 (en) * | 2007-03-28 | 2011-09-21 | 株式会社東芝 | Surface treatment method, etching treatment method, and electronic device manufacturing method |
JP2009080327A (en) * | 2007-09-26 | 2009-04-16 | Toshiba Corp | Liquid crystal display device |
CN101593678B (en) * | 2008-05-30 | 2012-05-16 | 中芯国际集成电路制造(北京)有限公司 | Doped region forming method |
US20090315027A1 (en) * | 2008-06-24 | 2009-12-24 | Casio Computer Co., Ltd. | Light emitting device and manufacturing method of light emitting device |
CN101819363B (en) * | 2009-02-27 | 2011-12-28 | 北京京东方光电科技有限公司 | TFT-LCD (Thin Film Transistor Liquid Crystal Display) array substrate and manufacture method thereof |
KR20120025299A (en) * | 2010-09-07 | 2012-03-15 | 삼성모바일디스플레이주식회사 | Organic light emitting diode display and manufacturing method thereof |
KR20140007683A (en) | 2012-07-10 | 2014-01-20 | 삼성디스플레이 주식회사 | Organic light emitting display device and the fabrication method thereof |
KR20140113386A (en) * | 2013-03-15 | 2014-09-24 | 도쿄엘렉트론가부시키가이샤 | Organic device manufacturing method, organic device manufacturing apparatus and organic device |
KR102373436B1 (en) * | 2015-03-30 | 2022-03-14 | 삼성디스플레이 주식회사 | Displya apparatus, manufacturing apparatus for the same and manufacturing method for the same |
CN106298539B (en) * | 2015-06-26 | 2020-05-08 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing transistor |
KR20180042571A (en) | 2016-10-18 | 2018-04-26 | 주식회사 케이씨텍 | Cleaning apparatus using co2 |
CN107863451B (en) * | 2017-10-30 | 2019-06-25 | 武汉华星光电技术有限公司 | A kind of preparation method of OLED anode and the preparation method of OLED display |
-
2020
- 2020-01-06 KR KR1020200001565A patent/KR20210088800A/en not_active Application Discontinuation
- 2020-08-21 US US16/999,749 patent/US11404641B2/en active Active
- 2020-12-17 CN CN202011496485.XA patent/CN113078187A/en active Pending
Also Published As
Publication number | Publication date |
---|---|
CN113078187A (en) | 2021-07-06 |
KR20210088800A (en) | 2021-07-15 |
US11404641B2 (en) | 2022-08-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11088232B2 (en) | Display device | |
US8461591B2 (en) | Organic light emitting display apparatus and method of manufacturing the same | |
US11411054B2 (en) | Pad area with multiple conductive layers and display apparatus including the same | |
US12082463B2 (en) | Display apparatus | |
US12082446B2 (en) | Display apparatus and method of manufacturing the same | |
US20230032621A1 (en) | Display apparatus | |
US20230167538A1 (en) | Method of manufacturing mask, mask manufactured by the same, and method of manufacturing display apparatus by using the same | |
US12063817B2 (en) | Display apparatus and method of manufacturing the same | |
KR20210135386A (en) | Display apparatus and manufacturing the same | |
US12002821B2 (en) | Display apparatus and method of manufacturing the same | |
US11638383B2 (en) | Display device and method of manufacturing the same | |
US11404641B2 (en) | Method of manufacturing display apparatus | |
KR20210097883A (en) | Display apparatus | |
KR20210054113A (en) | Display apparatus | |
CN114497145A (en) | Display device and method of manufacturing the same | |
US20230389362A1 (en) | Display apparatus and method of manufacturing the same | |
US11723244B2 (en) | Display device and method of manufacturing the same | |
US20220359851A1 (en) | Display apparatus and method of manufacturing the same | |
US20240138207A1 (en) | Display apparatus | |
US20230371317A1 (en) | Display apparatus | |
US20240324285A1 (en) | Display apparatus and method of manufacturing the same | |
US20230320136A1 (en) | Display apparatus and method of manufacturing the same | |
US20120028386A1 (en) | Method of manufacturing organic light emitting display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUNG, SIJIN;KIM, HYOMIN;PARK, ILLSOO;AND OTHERS;REEL/FRAME:053581/0410 Effective date: 20200731 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |