US20210111135A1 - Chip packaging method and chip packaging structure - Google Patents
Chip packaging method and chip packaging structure Download PDFInfo
- Publication number
- US20210111135A1 US20210111135A1 US17/036,035 US202017036035A US2021111135A1 US 20210111135 A1 US20210111135 A1 US 20210111135A1 US 202017036035 A US202017036035 A US 202017036035A US 2021111135 A1 US2021111135 A1 US 2021111135A1
- Authority
- US
- United States
- Prior art keywords
- bonding layer
- substrate
- chip packaging
- passivation layer
- wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 91
- 238000000034 method Methods 0.000 title claims abstract description 64
- 239000000758 substrate Substances 0.000 claims abstract description 115
- 238000002161 passivation Methods 0.000 claims abstract description 107
- 239000000463 material Substances 0.000 claims description 29
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 14
- 229910052802 copper Inorganic materials 0.000 claims description 14
- 239000010949 copper Substances 0.000 claims description 14
- 238000005530 etching Methods 0.000 claims description 10
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical class [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 claims description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 6
- 229910052737 gold Inorganic materials 0.000 claims description 6
- 239000010931 gold Substances 0.000 claims description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 5
- 239000007769 metal material Substances 0.000 claims description 5
- 229910017083 AlN Inorganic materials 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- 229910052710 silicon Inorganic materials 0.000 abstract description 3
- 239000010703 silicon Substances 0.000 abstract description 3
- 235000012431 wafers Nutrition 0.000 description 67
- 238000005516 engineering process Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 9
- 239000002184 metal Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 230000007423 decrease Effects 0.000 description 4
- 230000003247 decreasing effect Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000001413 cellular effect Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000003292 glue Substances 0.000 description 2
- 238000010897 surface acoustic wave method Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
- B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
- B81C1/00261—Processes for packaging MEMS devices
- B81C1/00301—Connecting electric signal lines from the MEMS device with external electrical signal lines, e.g. through vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
- H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
- H03H3/02—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of piezoelectric or electrostrictive resonators or networks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H3/00—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators
- H03H3/007—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks
- H03H3/08—Apparatus or processes specially adapted for the manufacture of impedance networks, resonating circuits, resonators for the manufacture of electromechanical resonators or networks for the manufacture of resonators or networks using surface acoustic waves
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/10—Mounting in enclosures
- H03H9/1007—Mounting in enclosures for bulk acoustic wave [BAW] devices
- H03H9/1014—Mounting in enclosures for bulk acoustic wave [BAW] devices the enclosure being defined by a frame built on a substrate and a cap, the frame having no mechanical contact with the BAW device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/02—Details
- H03H9/05—Holders; Supports
- H03H9/10—Mounting in enclosures
- H03H9/1064—Mounting in enclosures for surface acoustic wave [SAW] devices
- H03H9/1071—Mounting in enclosures for surface acoustic wave [SAW] devices the enclosure being defined by a frame built on a substrate and a cap, the frame having no mechanical contact with the SAW device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/46—Filters
- H03H9/54—Filters comprising resonators of piezoelectric or electrostrictive material
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H9/00—Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
- H03H9/46—Filters
- H03H9/64—Filters using surface acoustic waves
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/07—Interconnects
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/09—Packages
- B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
- B81B2207/092—Buried interconnects in the substrate or in the lid
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/09—Packages
- B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
- B81B2207/094—Feed-through, via
- B81B2207/095—Feed-through, via through the lid
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
- B81B2207/00—Microstructural systems or auxiliary parts thereof
- B81B2207/09—Packages
- B81B2207/091—Arrangements for connecting external electrical signals to mechanical structures inside the package
- B81B2207/097—Interconnects arranged on the substrate or the lid, and covered by the package seal
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B81—MICROSTRUCTURAL TECHNOLOGY
- B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
- B81C2203/00—Forming microstructural systems
- B81C2203/01—Packaging MEMS
- B81C2203/0118—Bonding a wafer on the substrate, i.e. where the cap consists of another wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/0391—Forming a passivation layer after forming the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
Definitions
- the present disclosure relates to the technical field in fabricating semiconductor devices, and in particular to a chip packaging method and a chip packaging structure.
- Wafer bonding process is commonly used in packaging a semiconductor chip, and two wafers are bonded together with bonding materials.
- various methods are used to connect functional circuits on the bonded wafers to the outside, thus realizing signal transmission.
- FIG. 1 is a schematic diagram of a chip packaging structure with a surface acoustic wave filter formed by TSV in the conventional technology.
- a wafer 01 and a packaging substrate 02 are bonded together by bonding glue 03 , and the circuit inside the structure is connected to outside of the chip by filling the conductive material 04 and the copper pillar 05 in the TSV, and then a ball is mounted to form a complete filter chip.
- the size of the circuit in the above structure is also required to be reduced, resulting in not ensuring the circuit performance.
- a chip packaging method and a chip packaging structure are provided in the present disclosure, to solve the problem in the conventional technology that the size of the circuit inside the chip is required to be reduced with the decreases of the volume of the chip, resulting in not ensuring the circuit performance.
- a chip packaging method includes:
- the wafer has a first surface and a second surface which are opposite to each other, and at least two functional circuit regions and multiple pads around the functional circuit regions are formed on the first surface of the wafer;
- the substrate has a third surface and a fourth surface which are opposite to each other, and a second bonding layer is formed on the third surface of the substrate;
- the forming the first bonding layer on the passivation layer includes:
- the method further includes:
- the providing a substrate includes:
- the substrate base has the third surface and the fourth surface which are opposite to each other;
- the method further includes:
- the method further includes:
- the making the via-hole includes:
- etching from a surface of the thinned substrate away from the third surface, the substrate, the second bonding layer and the passivation layer sequentially by an etching process to expose the pads and form the via-hole.
- the making the via-hole includes:
- etching from a surface of the thinned substrate away from the third surface, the substrate, the second bonding layer, the first bonding layer and the passivation layer sequentially by an etching process, to expose the pads and form the via-hole.
- the method further includes:
- a material of the first bonding layer and a material of the second bonding layer are the same and are both metal materials.
- a material of the first bonding layer includes copper, gold or copper-tin alloy.
- a chip packaging structure is further provided in the present disclosure, where the chip packaging structure is formed by any one of the chip packaging methods described above, and the chip packaging structure includes:
- a passivation layer arranged on the pad and attached to a surface of the substrate
- a second bonding layer arranged on a surface of the substrate facing towards the wafer, where a bonding interface is formed between the first bonding layer and the second bonding layer;
- a conductive structure arranged in the substrate, where the conductive structure at least penetrates the substrate and the passivation layer, and is electrically connected with the pad.
- the chip packaging structure further includes a ball mounting above the conductive structure.
- a thickness of the first bonding layer ranges from 100 nm to 1000 nm, inclusive.
- a thickness of the passivation layer ranges from 1 ⁇ m to 5 ⁇ m, inclusive.
- a material of the passivation layer includes Si, amorphous AlN, Si 3 N 4 or silicon oxide.
- a material of the first bonding layer and a material of the second bonding layer are the same.
- a material of the first bonding layer includes copper, gold or copper-tin alloy.
- a thickness of the second bonding layer ranges from 1 ⁇ m to 5 ⁇ m, inclusive.
- a thickness of the substrate ranges from 30 ⁇ m to 100 ⁇ m, inclusive.
- the chip packaging structure further includes: a third groove arranged, on a surface of the substrate facing towards the wafer, in an area corresponding to the functional circuit region.
- the chip packaging structure is a chip having a filter, and the functional circuit region corresponding to the filter is a resonant circuit.
- the substrate has a wafer structure
- the wafer structure includes:
- the passivation layer is arranged on the pad of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer.
- the pad is only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pad and the bonding layer.
- the TSV is arranged at the position above the pad and avoiding the bonding layer, to connect the functional circuit region between the wafer and the substrate to the outside of the chip packaging structure.
- the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased.
- the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- FIG. 1 is a schematic diagram of a chip packaging structure according to the conventional technology
- FIG. 2 is a flow chart of a chip packaging method according to an embodiment of the present disclosure
- FIGS. 3 to 13 are process diagrams corresponding to a chip packaging method according to an embodiment of the present disclosure.
- FIG. 14 is a schematic diagram of a chip packaging structure according to an embodiment of the present disclosure.
- FIG. 15 is a schematic diagram of a chip packaging structure according to another embodiment of the present disclosure.
- FIG. 16 is a schematic diagram of a chip packaging structure according to another embodiment of the present disclosure.
- FIG. 17 is a schematic diagram of a chip packaging structure according to still another embodiment of the present disclosure.
- a circuit structure in a chip packaging structure according to the conventional technology is reduced with reduction of the size of the chip, thus the circuit performance may not be guaranteed.
- the reason for the above phenomenon is that, as shown in FIG. 1 , in order to connect the circuit structure to the outside of the chip, a copper pillar 05 is required to be arranged between a wafer 01 and a package substrate 02 , and then a through silicon via 04 is formed above the copper pillar 05 .
- the arrangement of the copper pillar 05 occupies a part of spaces of the circuit structure, and the circuit structure is required to be reduced with the decreases of the size of the chip, thus a short circuit risk of the reduced circuit structure may increase, and the circuit performance may not meet requirements.
- a chip packaging method is provided in the present disclosure, and the method includes:
- the wafer has a first surface and a second surface which are opposite to each other, and at least two functional circuit regions and multiple pads around the functional circuit regions are formed on the first surface of the wafer;
- the substrate has a third surface and a fourth surface which are opposite to each other, and a second bonding layer is formed on the third surface of the substrate;
- the passivation layer is arranged on the pad of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer.
- the pad is only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pad and the bonding layer.
- the TSV is arranged at the position above the pad and avoiding the bonding layer, to connect the functional circuit region between the wafer and the substrate to the outside of the chip packaging structure.
- the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased.
- the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- the bonding between the wafer and the substrate is realized by the bonding layer, and the reliability of the chip is improved due to greater force of a metal bonding.
- FIG. 2 is a flow chart of a chip packaging method according to an embodiment of the present disclosure, and the chip packaging method includes steps S 101 to S 109 .
- step S 101 a wafer is provided, where the wafer has a first surface and a second surface which are opposite to each other, and at least two functional circuit regions and multiple pads around the functional circuit regions are formed on the first surface of the wafer.
- a filter chip is taken as an example for description.
- the filter chip is designed by the principle of surface acoustic wave or bulk acoustic wave.
- an air cavity without contacting with any medium is required to be formed at a side of a resonant circuit unit, to ensure that the sound wave may not be conducted and dissipated, and the sound wave is resonant according to the design mode to obtain the required frequency output. Therefore, an air cavity is needed at a side of the resonant unit when all filter chips are packaged.
- FIG. 3 is a schematic sectional structural diagram of a wafer.
- the wafer has a first surface and a second surface which are opposite to each other, where the first surface is the upper surface in FIG. 3 , and the second surface is the lower surface in FIG. 3 , which are not shown by numeral references in the embodiment.
- the resonant circuit 11 with a filter and the pads 12 are formed on the first surface of the wafer 1 .
- the filter units 10 are usually arranged in an array on the wafer for mass production. Each of the filter units 10 includes the resonant circuit 11 and the pads 12 .
- the functional circuit region corresponding to the filter chip is a resonant circuit.
- the circuit structure in the functional circuit region may be different.
- step S 102 a passivation layer is formed on the pads.
- the passivation layer 2 is formed on the pads 12 . It should be noted that the passivation layer 2 only needs to cover part of the pads to realize passivation and insulation.
- the specific position of the passivation layer is not limited in the embodiment.
- the process for forming the passivation layer in the embodiment may be a deposition process, and the passivation layer is deposited on the surface of the pads.
- the material of the passivation layer may be one of Si, amorphous AlN, Si 3 N 4 or silicon oxide.
- the passivation layer formed on the pads between two adjacent functional circuit regions may be connected into one region, to facilitate the production of the passivation layer.
- the specific thickness of the passivation layer is not limited, and different thickness may be determined according to the different chip structures. It should be noted that, taken the filter chip as an example, since the resonant circuit of the filter chip is required to be arranged in the cavity, a thickness of the cavity may be controlled by the thickness of the passivation layer in the embodiment. In the embodiment, optionally, the thickness of the passivation layer ranges from 1 ⁇ m to 5 ⁇ m, inclusive.
- step S 103 a first bonding layer is formed on the passivation layer.
- the specific method of forming the first bonding layer is not limited in the embodiment, as long as ensuring that the surface of the substrate is attached to the surface of the passivation layer after the first bonding layer and the second bonding layer are bonded.
- the first bonding layer is formed on the passivation layer 2 by the following methods.
- a first groove 20 is formed on the passivation layer 2 .
- the position of the first groove is not limited in the embodiment, and may be designed according to the preset bonding position.
- the first groove 20 is filled by an embedded process to form the first bonding layer 3 .
- a surface of the first bonding layer 3 away from the passivation layer 2 is aligned with a surface of the passivation layer 2 away from the pads 12 . That is, as shown in FIG. 6 , the upper surface of the first bonding layer 3 is aligned with the upper surface of the passivation layer 2 .
- the embedded process is used to embed the material of the first bonding layer in the first groove, so that the surface of the first bonding layer is aligned with the surface of the passivation layer.
- the chip packaging method may also include: planarizing the surface of the first bonding layer and the surface of the passivation layer, so that the surface of the first bonding layer is aligned with the surface of the passivation layer.
- the first bonding layer is formed by an evaporation plating process.
- the bottom of the first groove needs to be above the pads, and the passivation layer remains between the first bonding layer and the pads.
- the thickness of the first bonding layer ranges from 100 nm to 1000 nm, inclusive.
- step S 104 a substrate is provided.
- the substrate has a third surface and a fourth surface which are opposite to each other, and a second bonding layer is formed on the third surface of the substrate.
- the substrate is provided as follows.
- a substrate base is provided, where the substrate base has the third surface and the fourth surface which are opposite to each other.
- a second groove 40 is formed on the third surface of the substrate 4 .
- the second groove 40 is filled by the embedded process to form the second bonding layer 5 , and a surface of the second bonding layer 5 away from the substrate 4 is aligned with the third surface. That is, as shown in FIG. 8 , the upper surface of the second bonding layer 5 is aligned with the upper surface of the substrate 4 .
- a positioned of the second bonding layer 5 is set based on a position of the first bonding layer 3 .
- the chip packaging method further includes: the surface of the second bonding layer and the surface of the substrate base are planarized, so that the surface of the second bonding layer is aligned with the surface of the substrate base.
- the chip packaging method may further include: a third groove is formed on the third surface, where the third groove is arranged in opposite to the functional circuit region on the wafer after bonding.
- the filter chip with larger cavity thickness is formed by arranging the third groove.
- the shape of the third groove is not limited.
- the third groove may be a square groove or an arc-shaped groove, which is not limited in the embodiment.
- step S 105 the first bonding layer is bonded with the second bonding layer, so that the third surface is attached to the surface of the passivation layer away from the wafer.
- the first bonding layer and the second bonding layer are bonded together by a bonding process, and the surface of the passivation layer is closely attached to the surface of the substrate.
- the material of the first bonding layer and the material of the second bonding layer are not limited.
- the material of the first bonding layer and the material of the second bonding layer are the same, and both are metal material.
- the metal material is used for bonding to form a metal bonding, which is more stable than other bonding structures formed by bonding glue, so that the chip packaging structure has high reliability.
- the material of the first bonding layer includes copper, gold or copper-tin alloy.
- the projection areas of the first bonding layer and the second bonding layer on the wafer are not limited, and specific positions of the first bonding layer and the second bonding layer are also not limited, as long as the wafer and the substrate can be bonded together after the first bonding layer and the second bonding layer are bonded, thus to ensure the reliability of the chip.
- step S 106 the substrate is thinned to obtain a thinned substrate.
- the substrate is thinned to prepare for subsequent manufacture of a via-hole. Therefore, a thickness of the thinned substrate 4 ′ needs to meet the requirement of the via-hole.
- the specific thickness of the thinned substrate is not limited.
- the thickness H of the thinned substrate ranges from 30 ⁇ m to 100 ⁇ m, inclusive.
- step S 107 the via-hole is made, where the via-hole at least sequentially penetrates the substrate and the passivation layer to expose the pads.
- the substrate base and the passivation layer are sequentially etched from a thinned surface of the substrate, to form the via-hole 6 , which exposes the pads 12 .
- the via-hole may only penetrate the substrate and the passivation layer without contacting the first bonding layer and the second bonding layer.
- the sidewall of the via-hole contacts with the first bonding layer alone, or contacts with the second bonding layer alone, or contacts with both the first bonding layer and the second bonding layer, which is not limited in the embodiment.
- the substrate, the second bonding layer and the passivation layer are sequentially etched from the surface of the thinned substrate away from the third surface by an etching process, to expose the pads and form the via-hole.
- the substrate 4 ′, the second bonding layer 5 , the first bonding layer 3 and the passivation layer 2 may be sequentially etched from the surface of the thinned substrate 4 ′ away from the third surface by the etching process, to expose the pads 12 and form the via-hole. That is, after the via-hole is filled subsequently, the metal in the via-hole is electrically connected with the metal of the first bonding layer and the second bonding layer, thus to realize grounding.
- the via-hole when the via-hole is made, only the substrate, the second bonding layer and the passivation layer are penetrated; or when the via-hole is made, only the substrate, the first bonding layer and the passivation layer are penetrated, which is not limited in the embodiment, as long as a metal bonding layer may be also used as a grounding ring when the grounding needs to be provided, thereby further saving space of the chip.
- step S 108 the via-hole is filled.
- the via-hole is filled with a conductive material to form a conductive structure 7 , thus to electrically connect the pads on the wafer with the outside.
- the chip packaging method further includes: a ball is mounted above the filled via-hole, where the ball is electrically connected with the conductive structure, referring to FIG. 13 .
- step S 109 the wafer is cut along an area between the adjacent pads, to form multiple chip packaging structures.
- FIG. 14 is a schematic diagram of a chip packaging structure according to the embodiment of the present disclosure.
- the passivation layer is arranged on the pads of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer.
- the pads are only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pads and the bonding layer.
- the TSV is arranged at the position above the pads and avoiding the bonding layer, to connect the functional circuit regions between the wafer and the substrate to the outside of the chip packaging structure.
- the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased.
- the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- the reliability of the chip is improved due to greater force of a metal bonding.
- the chip packaging structure is further provided in the present disclosure, where the chip packaging structure is made by the chip packaging method described above.
- the chip packaging structure includes:
- a passivation layer 2 arranged on the pad 12 and attached to a surface of the substrate 4 ′;
- a first bonding layer 3 arranged on a surface of the passivation layer 2 away from the wafer 1 ;
- a second bonding layer 5 arranged on a surface of the substrate 4 ′ facing towards the wafer 1 , where a bonding interface is formed between the first bonding layer 3 and the second bonding layer 5 ;
- a conductive structure 7 arranged in the substrate 4 ′, where the conductive structure at least penetrates the substrate 4 ′ and the passivation layer 2 , and is electrically connected with the pad 12 .
- a ball 8 may be mounted above the conductive structure in the embodiment.
- the thickness of the first bonding layer ranges from 100 nm to 1000 nm, inclusive.
- the thickness of the passivation layer ranges from 1 ⁇ m to 5 ⁇ m, inclusive.
- the material of the passivation layer includes Si, amorphous AlN, Si 3 N 4 or silicon oxide.
- the material of the first bonding layer and the material of the second bonding layer are the same.
- the material of the first bonding layer includes copper, gold or copper-tin alloy.
- the thickness of the second bonding layer ranges from 1 ⁇ m to 5 ⁇ m, inclusive.
- the thickness of the substrate ranges from 30 ⁇ m to 100 ⁇ m, inclusive.
- a third groove 9 is further arranged, on a surface of the substrate facing towards the wafer, in an area corresponding to the functional circuit region.
- the third groove corresponding to the resonant circuit is arranged on the substrate, and the third groove may be an arc-shaped groove or a square groove, which is not limited in the embodiment.
- the third groove is an arc-shaped groove.
- a TSV may be arranged in the middle of the chip.
- the arrangement structure is the same as that in a bonding region (that is, the first bonding layer, the second bonding layer and the region where the TSV is located).
- the bonding structure 20 includes the pad on the wafer, the passivation layer on the pad, the first bonding layer and the second bonding layer on the passivation layer, and the TSV which sequentially penetrates the substrate, the second bonding layer, the first bonding layer and the passivation layer to expose the pad.
- the substrate may also be another wafer.
- the another wafer is referred to as a second wafer in the embodiment.
- the second wafer also has a first surface and a second surface which are opposite to each other, where at least two second functional circuit regions and multiple second pads around the second functional circuit regions are formed on the first surface.
- the functional circuit regions of two bonded wafers are arranged oppositely, and the pads of the two bonded wafers are also arranged oppositely.
- a second passivation layer is arranged on the second pads, and the second bonding layer is arranged on a surface of the second passivation layer away from the second pads. As shown in FIG. 17 , the first wafer 100 and the second wafer 200 are bonded together.
- the second bonding layer is arranged on the surface of the passivation layer. After two wafers are bonded, the passivation layers of the two wafers are closely attached with each other, so as to facilitate subsequent manufacture of the via-hole.
- multiple wafer structures with filters may also be packaged at the same time by the chip packaging method according to the embodiment of the present disclosure, thus to form a packaging structure with multiple filters, including a filter product (e.g., a two-in-one, three-in-one, and four-in-one filter product) and a multiplexer product (e.g., a duplexer, a quadruplexer, a hexaplexer, and a octaplexer), which directly achieves the minimum product structure and optimal performance.
- a filter product e.g., a two-in-one, three-in-one, and four-in-one filter product
- a multiplexer product e.g., a duplexer, a quadruplexer, a hexaplexer, and a octaplexer
- the chip packaging structure according to the embodiment of the present disclosure by using the chip packaging method described in the above embodiment, can directly utilize the existing technology and equipment, and has mature materials, which is suitable for packaging all filter types (all types of SAW and BAW), and also suitable for packaging a single filter or multiple filters, and also suitable for packaging a RF front end module (SIP module) including filters for various cellular terminals.
- the cellular terminals include 2G/3G/4G/5G mobile phone, Wi-Fi, Pad, smart watch, IOT, car and other terminal devices in terminal scenes.
- the chip packaging structure according to the embodiment of the present disclosure is obtained by the chip packaging method described in the above embodiment.
- the passivation layer is arranged on the pad of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer.
- the pad is only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pad and the bonding layer.
- the TSV is arranged at the position above the pad and avoiding the bonding layer, to connect the functional circuit region between the wafer and the substrate to the outside of the chip packaging structure.
- the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased.
- the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Acoustics & Sound (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Surface Acoustic Wave Elements And Circuit Networks Thereof (AREA)
Abstract
Description
- This application claims the priority to Chinese Patent Application No. 201910977524.9, titled “CHIP PACKAGING METHOD AND CHIP PACKAGING STRUCTURE,” filed on Oct. 15, 2019 with the China National Intellectual Property Administration (CNIPA), the content of which is incorporated herein by reference.
- The present disclosure relates to the technical field in fabricating semiconductor devices, and in particular to a chip packaging method and a chip packaging structure.
- Wafer bonding process is commonly used in packaging a semiconductor chip, and two wafers are bonded together with bonding materials. In conventional technology, various methods are used to connect functional circuits on the bonded wafers to the outside, thus realizing signal transmission.
- With the decrease of the volume of semiconductor devices, Through Silicon Vias (TSV) technology has gradually become a mainstream technology. Reference is made to
FIG. 1 , which is a schematic diagram of a chip packaging structure with a surface acoustic wave filter formed by TSV in the conventional technology. InFIG. 1 , awafer 01 and apackaging substrate 02 are bonded together by bondingglue 03, and the circuit inside the structure is connected to outside of the chip by filling theconductive material 04 and thecopper pillar 05 in the TSV, and then a ball is mounted to form a complete filter chip. - However, with the decreases of the volume of the chip, the size of the circuit in the above structure is also required to be reduced, resulting in not ensuring the circuit performance.
- In view of this, a chip packaging method and a chip packaging structure are provided in the present disclosure, to solve the problem in the conventional technology that the size of the circuit inside the chip is required to be reduced with the decreases of the volume of the chip, resulting in not ensuring the circuit performance.
- To achieve the above objectives, the technical solutions provided in the present disclosure are as follows.
- A chip packaging method includes:
- providing a wafer, where the wafer has a first surface and a second surface which are opposite to each other, and at least two functional circuit regions and multiple pads around the functional circuit regions are formed on the first surface of the wafer;
- forming a passivation layer on the pads;
- forming a first bonding layer on the passivation layer;
- providing a substrate, where the substrate has a third surface and a fourth surface which are opposite to each other, and a second bonding layer is formed on the third surface of the substrate;
- bonding the first bonding layer and the second bonding layer, so that the third surface and a surface of the passivation layer away from the wafer are attached together;
- thinning the substrate to obtain a thinned substrate;
- making a via-hole, where the via-hole at least sequentially penetrates the substrate and the passivation layer to expose the pads;
- filling the via-hole; and
- cutting along an area between adjacent pads, to form multiple chip packaging structures.
- In an embodiment, the forming the first bonding layer on the passivation layer includes:
- forming a first groove on the passivation layer; and
- filling the first groove by an embedded process to form the first bonding layer, where a surface of the first bonding layer away from the passivation layer is aligned with a surface of the passivation layer away from the pads.
- In an embodiment, after the forming the first bonding layer, the method further includes:
- planarizing the surface of the first bonding layer and the surface of the passivation layer, so that the surface of the first bonding layer is aligned with the surface of the passivation layer.
- In an embodiment, the providing a substrate includes:
- providing a substrate base, where the substrate base has the third surface and the fourth surface which are opposite to each other;
- forming a second groove on the third surface; and
- filling the second groove by the embedded process to form the second bonding layer, where a surface of the second bonding layer away from the substrate is aligned with the third surface.
- In an embodiment, the method further includes:
- forming a third groove on the third surface, where the third groove is arranged in opposite to the functional circuit regions on the wafer after bonding.
- In an embodiment, after the forming the second bonding layer, the method further includes:
- planarizing the surface of the second bonding layer and the surface of the substrate base, so that the surface of the second bonding layer is aligned with the surface of the substrate base.
- In an embodiment, the making the via-hole includes:
- etching, from a surface of the thinned substrate away from the third surface, the substrate, the second bonding layer and the passivation layer sequentially by an etching process to expose the pads and form the via-hole.
- In an embodiment, the making the via-hole includes:
- etching, from a surface of the thinned substrate away from the third surface, the substrate, the second bonding layer, the first bonding layer and the passivation layer sequentially by an etching process, to expose the pads and form the via-hole.
- In an embodiment, the method further includes:
-
- mounting a ball above the filled via-hole.
- In an embodiment, a material of the first bonding layer and a material of the second bonding layer are the same and are both metal materials.
- In an embodiment, a material of the first bonding layer includes copper, gold or copper-tin alloy.
- A chip packaging structure is further provided in the present disclosure, where the chip packaging structure is formed by any one of the chip packaging methods described above, and the chip packaging structure includes:
- a wafer and a substrate which are arranged opposite to each other;
- a functional circuit region and a pad both arranged on a surface of the wafer facing towards the substrate, where the pad is arranged around the functional circuit region;
- a passivation layer arranged on the pad and attached to a surface of the substrate;
- a first bonding layer arranged on a surface of the passivation layer away from the wafer;
- a second bonding layer arranged on a surface of the substrate facing towards the wafer, where a bonding interface is formed between the first bonding layer and the second bonding layer; and
- a conductive structure arranged in the substrate, where the conductive structure at least penetrates the substrate and the passivation layer, and is electrically connected with the pad.
- In an embodiment, the chip packaging structure further includes a ball mounting above the conductive structure.
- In an embodiment, a thickness of the first bonding layer ranges from 100 nm to 1000 nm, inclusive.
- In an embodiment, a thickness of the passivation layer ranges from 1 μm to 5 μm, inclusive.
- In an embodiment, a material of the passivation layer includes Si, amorphous AlN, Si3N4 or silicon oxide.
- In an embodiment, a material of the first bonding layer and a material of the second bonding layer are the same.
- In an embodiment, a material of the first bonding layer includes copper, gold or copper-tin alloy.
- In an embodiment, a thickness of the second bonding layer ranges from 1 μm to 5 μm, inclusive.
- In an embodiment, a thickness of the substrate ranges from 30 μm to 100 μm, inclusive.
- In an embodiment, the chip packaging structure further includes: a third groove arranged, on a surface of the substrate facing towards the wafer, in an area corresponding to the functional circuit region.
- In an embodiment, the chip packaging structure is a chip having a filter, and the functional circuit region corresponding to the filter is a resonant circuit.
- In an embodiment, the substrate has a wafer structure, and the wafer structure includes:
- a first surface and a second surface which are opposite to each other, where at least two second functional circuit regions and multiple second pads around the second functional circuit regions are formed on the first surface; and
- a second passivation layer formed on the second pads, where the second bonding layer is arranged on a surface of the second passivation layer away from the second pads.
- It can be seen from the technical solution above, in the chip packaging method according to the present disclosure, the passivation layer is arranged on the pad of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer. The pad is only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pad and the bonding layer. Thus the TSV is arranged at the position above the pad and avoiding the bonding layer, to connect the functional circuit region between the wafer and the substrate to the outside of the chip packaging structure. That is, the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased. When the size of the chip is decreased, the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- The drawings to be used in the description of the embodiments or the conventional technology will be described briefly as follows, so that the technical solutions according to the embodiments of the present disclosure or according to the conventional technology will become clearer. It is apparent that the drawings in the following description only illustrate some embodiments of the present disclosure. For those skilled in the art, other drawings may be obtained according to these drawings without any creative work.
-
FIG. 1 is a schematic diagram of a chip packaging structure according to the conventional technology; -
FIG. 2 is a flow chart of a chip packaging method according to an embodiment of the present disclosure; -
FIGS. 3 to 13 are process diagrams corresponding to a chip packaging method according to an embodiment of the present disclosure; -
FIG. 14 is a schematic diagram of a chip packaging structure according to an embodiment of the present disclosure; -
FIG. 15 is a schematic diagram of a chip packaging structure according to another embodiment of the present disclosure; -
FIG. 16 is a schematic diagram of a chip packaging structure according to another embodiment of the present disclosure; and -
FIG. 17 is a schematic diagram of a chip packaging structure according to still another embodiment of the present disclosure. - As described in the background technology, a circuit structure in a chip packaging structure according to the conventional technology is reduced with reduction of the size of the chip, thus the circuit performance may not be guaranteed.
- The inventor found that the reason for the above phenomenon is that, as shown in
FIG. 1 , in order to connect the circuit structure to the outside of the chip, acopper pillar 05 is required to be arranged between awafer 01 and apackage substrate 02, and then a through silicon via 04 is formed above thecopper pillar 05. As a result, the arrangement of thecopper pillar 05 occupies a part of spaces of the circuit structure, and the circuit structure is required to be reduced with the decreases of the size of the chip, thus a short circuit risk of the reduced circuit structure may increase, and the circuit performance may not meet requirements. - Based on this, a chip packaging method is provided in the present disclosure, and the method includes:
- providing a wafer, where the wafer has a first surface and a second surface which are opposite to each other, and at least two functional circuit regions and multiple pads around the functional circuit regions are formed on the first surface of the wafer;
- forming a passivation layer on the pads;
- forming a first bonding layer on the passivation layer;
- providing a substrate, where the substrate has a third surface and a fourth surface which are opposite to each other, and a second bonding layer is formed on the third surface of the substrate;
- bonding the first bonding layer and the second bonding layer, so that the third surface and a surface of the passivation layer away from the wafer are attached together;
- thinning the substrate to obtain a thinned substrate;
- making a via-hole, where the via-hole at least sequentially penetrates the substrate and the passivation layer to expose the pads;
- filling the via-hole; and
- cutting along an area between adjacent pads, to form multiple chip packaging structures.
- In the chip packaging method according to the present disclosure, the passivation layer is arranged on the pad of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer. The pad is only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pad and the bonding layer. Thus the TSV is arranged at the position above the pad and avoiding the bonding layer, to connect the functional circuit region between the wafer and the substrate to the outside of the chip packaging structure. That is, the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased. When the size of the chip is decreased, the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- Moreover, in the chip packaging method according to the present disclosure, the bonding between the wafer and the substrate is realized by the bonding layer, and the reliability of the chip is improved due to greater force of a metal bonding.
- Hereinafter, the technical solutions according to an embodiment of the present disclosure are described clearly and completely in conjunction with the drawings. It is apparent that the embodiments in the following description are only some embodiments of the technical solution of the present disclosure, rather than all of the embodiments. Based on the embodiment of the present disclosure, other embodiments obtained by those skilled in the art without any creative work all fall within the scope of protection of the present disclosure.
- Reference is made to
FIG. 2 , which is a flow chart of a chip packaging method according to an embodiment of the present disclosure, and the chip packaging method includes steps S101 to S109. - In step S101, a wafer is provided, where the wafer has a first surface and a second surface which are opposite to each other, and at least two functional circuit regions and multiple pads around the functional circuit regions are formed on the first surface of the wafer.
- It should be noted that the specific type of the chip is not limited in the embodiment of the present disclosure. A filter chip is taken as an example for description. The filter chip is designed by the principle of surface acoustic wave or bulk acoustic wave. When packaging the filter chip, an air cavity without contacting with any medium is required to be formed at a side of a resonant circuit unit, to ensure that the sound wave may not be conducted and dissipated, and the sound wave is resonant according to the design mode to obtain the required frequency output. Therefore, an air cavity is needed at a side of the resonant unit when all filter chips are packaged.
- Reference is made to
FIG. 3 , which is a schematic sectional structural diagram of a wafer. The wafer has a first surface and a second surface which are opposite to each other, where the first surface is the upper surface inFIG. 3 , and the second surface is the lower surface inFIG. 3 , which are not shown by numeral references in the embodiment. Theresonant circuit 11 with a filter and thepads 12 are formed on the first surface of thewafer 1. It should be noted that, before the wafer is cut, thefilter units 10 are usually arranged in an array on the wafer for mass production. Each of thefilter units 10 includes theresonant circuit 11 and thepads 12. - In the embodiment, the functional circuit region corresponding to the filter chip is a resonant circuit. In other embodiments, according to the different design on chip functions, the circuit structure in the functional circuit region may be different.
- In step S102, a passivation layer is formed on the pads.
- As shown in
FIG. 4 , thepassivation layer 2 is formed on thepads 12. It should be noted that thepassivation layer 2 only needs to cover part of the pads to realize passivation and insulation. The specific position of the passivation layer is not limited in the embodiment. The process for forming the passivation layer in the embodiment may be a deposition process, and the passivation layer is deposited on the surface of the pads. The material of the passivation layer may be one of Si, amorphous AlN, Si3N4 or silicon oxide. In order to facilitate the deposition of the passivation layer, the passivation layer formed on the pads between two adjacent functional circuit regions may be connected into one region, to facilitate the production of the passivation layer. - In the embodiment, the specific thickness of the passivation layer is not limited, and different thickness may be determined according to the different chip structures. It should be noted that, taken the filter chip as an example, since the resonant circuit of the filter chip is required to be arranged in the cavity, a thickness of the cavity may be controlled by the thickness of the passivation layer in the embodiment. In the embodiment, optionally, the thickness of the passivation layer ranges from 1 μm to 5 μm, inclusive.
- In step S103, a first bonding layer is formed on the passivation layer.
- It should be noted that the specific method of forming the first bonding layer is not limited in the embodiment, as long as ensuring that the surface of the substrate is attached to the surface of the passivation layer after the first bonding layer and the second bonding layer are bonded.
- Referring to
FIG. 5 , in the embodiment, the first bonding layer is formed on thepassivation layer 2 by the following methods. - A
first groove 20 is formed on thepassivation layer 2. The position of the first groove is not limited in the embodiment, and may be designed according to the preset bonding position. - As shown in
FIG. 6 , thefirst groove 20 is filled by an embedded process to form thefirst bonding layer 3. A surface of thefirst bonding layer 3 away from thepassivation layer 2 is aligned with a surface of thepassivation layer 2 away from thepads 12. That is, as shown inFIG. 6 , the upper surface of thefirst bonding layer 3 is aligned with the upper surface of thepassivation layer 2. - The embedded process is used to embed the material of the first bonding layer in the first groove, so that the surface of the first bonding layer is aligned with the surface of the passivation layer.
- In order to make the bonding between the first bonding layer and the second bonding layer more firm, the chip packaging method according to an embodiment may also include: planarizing the surface of the first bonding layer and the surface of the passivation layer, so that the surface of the first bonding layer is aligned with the surface of the passivation layer.
- In the embodiment, optionally, the first bonding layer is formed by an evaporation plating process.
- It should be noted that, in order to ensure the passivation effect of the passivation layer, the bottom of the first groove needs to be above the pads, and the passivation layer remains between the first bonding layer and the pads. In the embodiment, optionally, the thickness of the first bonding layer ranges from 100 nm to 1000 nm, inclusive.
- In step S104, a substrate is provided. The substrate has a third surface and a fourth surface which are opposite to each other, and a second bonding layer is formed on the third surface of the substrate.
- In an embodiment, the substrate is provided as follows.
- a substrate base is provided, where the substrate base has the third surface and the fourth surface which are opposite to each other.
- As shown in
FIG. 7 , asecond groove 40 is formed on the third surface of thesubstrate 4. - As shown in
FIG. 8 , thesecond groove 40 is filled by the embedded process to form thesecond bonding layer 5, and a surface of thesecond bonding layer 5 away from thesubstrate 4 is aligned with the third surface. That is, as shown inFIG. 8 , the upper surface of thesecond bonding layer 5 is aligned with the upper surface of thesubstrate 4. - In the embodiment, a positioned of the
second bonding layer 5 is set based on a position of thefirst bonding layer 3. - Moreover, in order to ensure that the third surface of the substrate is attached to the surface of the passivation layer after the first bonding layer and the second bonding layer are bonded, the chip packaging method further includes: the surface of the second bonding layer and the surface of the substrate base are planarized, so that the surface of the second bonding layer is aligned with the surface of the substrate base.
- It should be noted that, in forming the cavity of the filter chip, in addition to controlling the thickness of the passivation layer to control the thickness of the cavity, the chip packaging method may further include: a third groove is formed on the third surface, where the third groove is arranged in opposite to the functional circuit region on the wafer after bonding.
- The filter chip with larger cavity thickness is formed by arranging the third groove. In the embodiment, the shape of the third groove is not limited. In the sectional view perpendicular to the third surface, the third groove may be a square groove or an arc-shaped groove, which is not limited in the embodiment.
- In step S105, the first bonding layer is bonded with the second bonding layer, so that the third surface is attached to the surface of the passivation layer away from the wafer.
- As shown in
FIG. 9 , the first bonding layer and the second bonding layer are bonded together by a bonding process, and the surface of the passivation layer is closely attached to the surface of the substrate. - In the embodiment, the material of the first bonding layer and the material of the second bonding layer are not limited. Optionally, the material of the first bonding layer and the material of the second bonding layer are the same, and both are metal material. In the embodiment, the metal material is used for bonding to form a metal bonding, which is more stable than other bonding structures formed by bonding glue, so that the chip packaging structure has high reliability. In the embodiment, optionally, the material of the first bonding layer includes copper, gold or copper-tin alloy.
- In the embodiment of the present disclosure, the projection areas of the first bonding layer and the second bonding layer on the wafer are not limited, and specific positions of the first bonding layer and the second bonding layer are also not limited, as long as the wafer and the substrate can be bonded together after the first bonding layer and the second bonding layer are bonded, thus to ensure the reliability of the chip.
- In step S106, the substrate is thinned to obtain a thinned substrate.
- As shown in
FIG. 10 , the substrate is thinned to prepare for subsequent manufacture of a via-hole. Therefore, a thickness of the thinnedsubstrate 4′ needs to meet the requirement of the via-hole. In the embodiment, the specific thickness of the thinned substrate is not limited. In order to facilitate subsequent manufacture of the via-hole and meet the requirements of reliability of the chip, optionally, the thickness H of the thinned substrate ranges from 30 μm to 100 μm, inclusive. - In step S107, the via-hole is made, where the via-hole at least sequentially penetrates the substrate and the passivation layer to expose the pads.
- As shown in
FIG. 11 , the substrate base and the passivation layer are sequentially etched from a thinned surface of the substrate, to form the via-hole 6, which exposes thepads 12. - It should be noted that in the embodiment, the via-hole may only penetrate the substrate and the passivation layer without contacting the first bonding layer and the second bonding layer. Alternatively, the sidewall of the via-hole contacts with the first bonding layer alone, or contacts with the second bonding layer alone, or contacts with both the first bonding layer and the second bonding layer, which is not limited in the embodiment.
- It should be noted that, the substrate, the second bonding layer and the passivation layer are sequentially etched from the surface of the thinned substrate away from the third surface by an etching process, to expose the pads and form the via-hole.
- In other embodiments of the present disclosure, if an internal structure of the circuit needs to connect to ground, in the embodiment, also as shown in
FIG. 12 , thesubstrate 4′, thesecond bonding layer 5, thefirst bonding layer 3 and thepassivation layer 2 may be sequentially etched from the surface of the thinnedsubstrate 4′ away from the third surface by the etching process, to expose thepads 12 and form the via-hole. That is, after the via-hole is filled subsequently, the metal in the via-hole is electrically connected with the metal of the first bonding layer and the second bonding layer, thus to realize grounding. - Alternatively, when the via-hole is made, only the substrate, the second bonding layer and the passivation layer are penetrated; or when the via-hole is made, only the substrate, the first bonding layer and the passivation layer are penetrated, which is not limited in the embodiment, as long as a metal bonding layer may be also used as a grounding ring when the grounding needs to be provided, thereby further saving space of the chip.
- In step S108, the via-hole is filled.
- The via-hole is filled with a conductive material to form a
conductive structure 7, thus to electrically connect the pads on the wafer with the outside. In the embodiment, in order to form a chip structure which can be directly electrically connected with other components, after filling the via-hole to form the conductive structure, the chip packaging method further includes: a ball is mounted above the filled via-hole, where the ball is electrically connected with the conductive structure, referring toFIG. 13 . - In step S109, the wafer is cut along an area between the adjacent pads, to form multiple chip packaging structures.
- Referring to a dotted line in
FIG. 13 , the dotted line is a wafer cutting line, and multiple individual chip packaging structures are formed by cutting the wafer.FIG. 14 is a schematic diagram of a chip packaging structure according to the embodiment of the present disclosure. - In the chip packaging method according to the present disclosure, the passivation layer is arranged on the pads of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer. The pads are only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pads and the bonding layer. Thus the TSV is arranged at the position above the pads and avoiding the bonding layer, to connect the functional circuit regions between the wafer and the substrate to the outside of the chip packaging structure. That is, the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased. When the size of the chip is decreased, the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- Moreover, in a case that the material of the bonding layer is a metal material, the reliability of the chip is improved due to greater force of a metal bonding.
- Based on the same inventive concept, a chip packaging structure is further provided in the present disclosure, where the chip packaging structure is made by the chip packaging method described above. Referring to
FIG. 14 , the chip packaging structure includes: - a
wafer 1 and asubstrate 4′ which are opposite to each other; - a functional circuit region and a
pad 12 around the functional circuit region, which are arranged on a surface of thewafer 1 facing towards thesubstrate 4′; - a
passivation layer 2 arranged on thepad 12 and attached to a surface of thesubstrate 4′; - a
first bonding layer 3 arranged on a surface of thepassivation layer 2 away from thewafer 1; - a
second bonding layer 5 arranged on a surface of thesubstrate 4′ facing towards thewafer 1, where a bonding interface is formed between thefirst bonding layer 3 and thesecond bonding layer 5; and - a
conductive structure 7 arranged in thesubstrate 4′, where the conductive structure at least penetrates thesubstrate 4′ and thepassivation layer 2, and is electrically connected with thepad 12. - In order to facilitate the subsequent direct usage of the chip, a ball 8 may be mounted above the conductive structure in the embodiment.
- The parameters and the materials of each structure are not limited in the embodiment of the present disclosure. Optionally, the thickness of the first bonding layer ranges from 100 nm to 1000 nm, inclusive. Optionally, the thickness of the passivation layer ranges from 1 μm to 5 μm, inclusive. The material of the passivation layer includes Si, amorphous AlN, Si3N4 or silicon oxide. The material of the first bonding layer and the material of the second bonding layer are the same. The material of the first bonding layer includes copper, gold or copper-tin alloy. The thickness of the second bonding layer ranges from 1 μm to 5 μm, inclusive. The thickness of the substrate ranges from 30 μm to 100 μm, inclusive.
- In a case that the chip structure is a filter chip, a third groove 9 is further arranged, on a surface of the substrate facing towards the wafer, in an area corresponding to the functional circuit region. As shown in
FIG. 15 , the third groove corresponding to the resonant circuit is arranged on the substrate, and the third groove may be an arc-shaped groove or a square groove, which is not limited in the embodiment. As shown inFIG. 15 , the third groove is an arc-shaped groove. - In addition, when a signal in the resonant circuit needs to be connected to the outside of the chip, a TSV may be arranged in the middle of the chip. The arrangement structure is the same as that in a bonding region (that is, the first bonding layer, the second bonding layer and the region where the TSV is located). As shown in
FIG. 16 , thebonding structure 20 includes the pad on the wafer, the passivation layer on the pad, the first bonding layer and the second bonding layer on the passivation layer, and the TSV which sequentially penetrates the substrate, the second bonding layer, the first bonding layer and the passivation layer to expose the pad. - In the embodiment, the substrate may also be another wafer. For convenience of description, the another wafer is referred to as a second wafer in the embodiment. The second wafer also has a first surface and a second surface which are opposite to each other, where at least two second functional circuit regions and multiple second pads around the second functional circuit regions are formed on the first surface. The functional circuit regions of two bonded wafers are arranged oppositely, and the pads of the two bonded wafers are also arranged oppositely. Further, a second passivation layer is arranged on the second pads, and the second bonding layer is arranged on a surface of the second passivation layer away from the second pads. As shown in
FIG. 17 , thefirst wafer 100 and thesecond wafer 200 are bonded together. - The second bonding layer is arranged on the surface of the passivation layer. After two wafers are bonded, the passivation layers of the two wafers are closely attached with each other, so as to facilitate subsequent manufacture of the via-hole.
- It should be noted that, multiple structures of the chip packaging structure may be further provided based on the inventive concept of the present disclosure, which are not described in detail in the embodiment of the present disclosure.
- In addition, multiple wafer structures with filters may also be packaged at the same time by the chip packaging method according to the embodiment of the present disclosure, thus to form a packaging structure with multiple filters, including a filter product (e.g., a two-in-one, three-in-one, and four-in-one filter product) and a multiplexer product (e.g., a duplexer, a quadruplexer, a hexaplexer, and a octaplexer), which directly achieves the minimum product structure and optimal performance.
- The chip packaging structure according to the embodiment of the present disclosure, by using the chip packaging method described in the above embodiment, can directly utilize the existing technology and equipment, and has mature materials, which is suitable for packaging all filter types (all types of SAW and BAW), and also suitable for packaging a single filter or multiple filters, and also suitable for packaging a RF front end module (SIP module) including filters for various cellular terminals. The cellular terminals include 2G/3G/4G/5G mobile phone, Wi-Fi, Pad, smart watch, IOT, car and other terminal devices in terminal scenes.
- The chip packaging structure according to the embodiment of the present disclosure is obtained by the chip packaging method described in the above embodiment. The passivation layer is arranged on the pad of the wafer, then the first bonding layer is formed on the passivation layer, and the second bonding layer is formed on the substrate, then the substrate and the wafer are bonded and packaged together by bonding the first bonding layer and the second bonding layer. The pad is only used as a conductive structure, not as a bonding layer due to the passivation layer arranged between the pad and the bonding layer. Thus the TSV is arranged at the position above the pad and avoiding the bonding layer, to connect the functional circuit region between the wafer and the substrate to the outside of the chip packaging structure. That is, the TSV is arranged above the pad without arranging a copper pillar that occupies the area of the functional circuit region, so that the use area of the functional circuit region is increased. When the size of the chip is decreased, the area of the functional circuit region may not be reduced, thus ensuring the circuit performance of the chip.
- It should be noted that, the embodiments in this specification are described in a progressive way, each of which emphasizes the differences from others, and the same or similar parts among the embodiments can be referred to each other.
- It should be further noted that, the relational terms such as first, second or the like are only used herein to distinguish one entity or operation from another entity or operation, rather than requiring or implying that the actual relationship or order exists between the entities or operations. Furthermore, terms of “include”, “comprise” or any other variants are intended to be non-exclusive. Therefore, an item or device including a series of elements includes not only these elements, but also other elements that are not explicitly listed, or further includes elements inherent to such item or device. Unless expressively limited otherwise, an element defined by a statement “comprising (including) a . . . ” does not exclude other same element that may exist in the item or device including such element.
- The above illustration of the disclosed embodiments enables those skilled in the art to implement or practice the present disclosure. Many changes to these embodiments are apparent for those skilled in the art, and general principles defined herein can be implemented in other embodiments without departing the spirit or scope of the present disclosure. Hence, the present disclosure is not limited to the embodiments disclosed herein, but is to conform to the widest scope consistent with principles and novel features disclosed herein.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910977524.9 | 2019-10-15 | ||
CN201910977524.9A CN110690165B (en) | 2019-10-15 | 2019-10-15 | Chip packaging method and packaging structure |
Publications (2)
Publication Number | Publication Date |
---|---|
US20210111135A1 true US20210111135A1 (en) | 2021-04-15 |
US10985120B1 US10985120B1 (en) | 2021-04-20 |
Family
ID=69112730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/036,035 Active US10985120B1 (en) | 2019-10-15 | 2020-09-29 | Chip packaging method and chip packaging structure |
Country Status (4)
Country | Link |
---|---|
US (1) | US10985120B1 (en) |
EP (1) | EP3808698B1 (en) |
JP (1) | JP6931498B2 (en) |
CN (1) | CN110690165B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113097194A (en) * | 2021-03-30 | 2021-07-09 | 苏州汉天下电子有限公司 | Radio frequency module and preparation method thereof |
CN114531134A (en) * | 2022-04-22 | 2022-05-24 | 深圳新声半导体有限公司 | Method and structure for chip-scale packaging of thin film filter |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110690165B (en) * | 2019-10-15 | 2020-06-02 | 杭州见闻录科技有限公司 | Chip packaging method and packaging structure |
CN111884613B (en) * | 2020-06-19 | 2021-03-23 | 珠海越亚半导体股份有限公司 | Manufacturing method of embedded packaging structure with air resonant cavity |
CN114710135B (en) * | 2022-03-28 | 2024-05-14 | 象朵创芯微电子(苏州)有限公司 | Double-sided filter, preparation method, radio frequency module and electronic equipment |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6972480B2 (en) | 2003-06-16 | 2005-12-06 | Shellcase Ltd. | Methods and apparatus for packaging integrated circuit devices |
US20060211233A1 (en) | 2005-03-21 | 2006-09-21 | Skyworks Solutions, Inc. | Method for fabricating a wafer level package having through wafer vias for external package connectivity and related structure |
US7288464B2 (en) | 2005-04-11 | 2007-10-30 | Hewlett-Packard Development Company, L.P. | MEMS packaging structure and methods |
US7393758B2 (en) | 2005-11-03 | 2008-07-01 | Maxim Integrated Products, Inc. | Wafer level packaging process |
EP2011762B1 (en) * | 2007-07-02 | 2015-09-30 | Denso Corporation | Semiconductor device with a sensor connected to an external element |
US8426233B1 (en) | 2009-01-09 | 2013-04-23 | Integrated Device Technology, Inc. | Methods of packaging microelectromechanical resonators |
US9646882B2 (en) * | 2009-04-23 | 2017-05-09 | Huilong Zhu | High quality electrical contacts between integrated circuit chips |
US20130234317A1 (en) | 2012-03-09 | 2013-09-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Packaged Semiconductor Devices |
CN103779351B (en) * | 2012-10-23 | 2017-11-07 | 格科微电子(上海)有限公司 | Three-dimension packaging structure and its manufacture method |
US9768048B2 (en) * | 2013-03-15 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package on-package structure |
US9184104B1 (en) * | 2014-05-28 | 2015-11-10 | Stats Chippac, Ltd. | Semiconductor device and method of forming adhesive layer over insulating layer for bonding carrier to mixed surfaces of semiconductor die and encapsulant |
US9793243B2 (en) * | 2014-08-13 | 2017-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Buffer layer(s) on a stacked structure having a via |
KR20160131170A (en) * | 2015-05-06 | 2016-11-16 | 에스케이하이닉스 주식회사 | Semiconductor device of package on package type including fan-out memory package |
US10483248B2 (en) | 2017-03-23 | 2019-11-19 | Skyworks Solutions, Inc. | Wafer level chip scale filter packaging using semiconductor wafers with through wafer vias |
CN108511409B (en) * | 2018-04-19 | 2021-03-02 | 苏州晶方半导体科技股份有限公司 | Wafer level packaging method and packaging structure of semiconductor chip |
CN110690165B (en) | 2019-10-15 | 2020-06-02 | 杭州见闻录科技有限公司 | Chip packaging method and packaging structure |
-
2019
- 2019-10-15 CN CN201910977524.9A patent/CN110690165B/en active Active
-
2020
- 2020-09-29 US US17/036,035 patent/US10985120B1/en active Active
- 2020-10-02 EP EP20199847.3A patent/EP3808698B1/en active Active
- 2020-10-05 JP JP2020168144A patent/JP6931498B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113097194A (en) * | 2021-03-30 | 2021-07-09 | 苏州汉天下电子有限公司 | Radio frequency module and preparation method thereof |
CN114531134A (en) * | 2022-04-22 | 2022-05-24 | 深圳新声半导体有限公司 | Method and structure for chip-scale packaging of thin film filter |
Also Published As
Publication number | Publication date |
---|---|
JP6931498B2 (en) | 2021-09-08 |
US10985120B1 (en) | 2021-04-20 |
EP3808698B1 (en) | 2022-11-30 |
EP3808698A1 (en) | 2021-04-21 |
CN110690165A (en) | 2020-01-14 |
JP2021064782A (en) | 2021-04-22 |
CN110690165B (en) | 2020-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10985120B1 (en) | Chip packaging method and chip packaging structure | |
US7271033B2 (en) | Method for fabricating chip package | |
US9030029B2 (en) | Chip package with die and substrate | |
JP5042591B2 (en) | Semiconductor package and stacked semiconductor package | |
JP4707684B2 (en) | Multiband filter module and manufacturing method | |
WO2021135009A1 (en) | Semiconductor structure having stacking unit, manufacturing method, and electronic device | |
CN111510099A (en) | Film bulk acoustic wave filter and wafer level packaging method thereof | |
WO2021073401A1 (en) | Chip packaging method and chip packaging structure | |
JP2000243900A (en) | Semiconductor chip, semiconductor device using it, and manufacture of semiconductor chip | |
US20210184645A1 (en) | Packaging module and packaging method of baw resonator | |
KR20010004526A (en) | wafer level stack package and method of fabricating the same | |
WO2021135013A1 (en) | Semiconductor structure having stacked units and manufacturing method therefor, and electronic device | |
US6847102B2 (en) | Low profile semiconductor device having improved heat dissipation | |
CN110911785B (en) | Duplexer | |
CN111130493B (en) | Semiconductor structure with stacked units, manufacturing method and electronic equipment | |
CN114267662A (en) | Gallium arsenide radio frequency chip packaging structure based on silicon base and preparation method thereof | |
CN112366184A (en) | Fan-out packaging structure of filter and packaging method thereof | |
CN219372401U (en) | Semiconductor wafer level packaging structure | |
CN218352484U (en) | Semiconductor packaging structure | |
CN116865713A (en) | Hybrid filter structure, manufacturing method thereof and hybrid filter device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HANGZHOU JWL TECHNOLOGY INC., CHINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, LINPING;SHENG, JINGHAO;JIANG, ZHOU;REEL/FRAME:053913/0947 Effective date: 20200911 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
AS | Assignment |
Owner name: JWL (ZHEJIANG) SEMICONDUCTOR CO., LTD., CHINA Free format text: CHANGE OF NAME;ASSIGNOR:HANGZHOU JWL TECHNOLOGY INC.;REEL/FRAME:055115/0735 Effective date: 20200928 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |