US20210066827A1 - Pin side edge mount connector and systems and methods thereof - Google Patents

Pin side edge mount connector and systems and methods thereof Download PDF

Info

Publication number
US20210066827A1
US20210066827A1 US16/550,956 US201916550956A US2021066827A1 US 20210066827 A1 US20210066827 A1 US 20210066827A1 US 201916550956 A US201916550956 A US 201916550956A US 2021066827 A1 US2021066827 A1 US 2021066827A1
Authority
US
United States
Prior art keywords
pin
blind holes
housing
layer stack
blind
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/550,956
Other languages
English (en)
Inventor
Samuel Muen SHYU
Raymond Yu
Robert James Hill
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lockheed Martin Corp
Original Assignee
Lockheed Martin Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lockheed Martin Corp filed Critical Lockheed Martin Corp
Priority to US16/550,956 priority Critical patent/US20210066827A1/en
Assigned to LOCKHEED MARTIN CORPORATION reassignment LOCKHEED MARTIN CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HILL, ROBERT JAMES, SHYU, Samuel Muen, YU, RAYMOND
Priority to CA3150746A priority patent/CA3150746A1/fr
Priority to PCT/US2020/047727 priority patent/WO2021041368A1/fr
Priority to EP20856405.4A priority patent/EP4022718A4/fr
Priority to AU2020336313A priority patent/AU2020336313A1/en
Priority to US17/158,517 priority patent/US11431117B2/en
Publication of US20210066827A1 publication Critical patent/US20210066827A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R43/00—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors
    • H01R43/20—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for assembling or disassembling contact members with insulating base, case or sleeve
    • H01R43/205—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for assembling or disassembling contact members with insulating base, case or sleeve with a panel or printed circuit board
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/184—Components including terminals inserted in holes through the printed circuit board and connected to printed contacts on the walls of the holes or at the edges thereof or protruding over or into the holes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/306—Lead-in-hole components, e.g. affixing or retention before soldering, spacing means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/50—Fixed connections
    • H01R12/51—Fixed connections for rigid printed circuits or like structures
    • H01R12/55—Fixed connections for rigid printed circuits or like structures characterised by the terminals
    • H01R12/58—Fixed connections for rigid printed circuits or like structures characterised by the terminals terminals for insertion into holes
    • H01R12/585—Terminals having a press fit or a compliant portion and a shank passing through a hole in the printed circuit board
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
    • H01R12/70—Coupling devices
    • H01R12/71—Coupling devices for rigid printing circuits or like structures
    • H01R12/72—Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures
    • H01R12/721—Coupling devices for rigid printing circuits or like structures coupling with the edge of the rigid printed circuits or like structures cooperating directly with the edge of the rigid printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09509—Blind vias, i.e. vias having one side closed
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10189—Non-printed connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227—Other objects, e.g. metallic pieces
    • H05K2201/10295—Metallic connector elements partly mounted in a hole of the PCB
    • H05K2201/10303—Pin-in-hole mounted pins
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10439—Position of a single component
    • H05K2201/10446—Mounted on an edge
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/1059—Connections made by press-fit insertion
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742—Details of leads
    • H05K2201/1075—Shape details
    • H05K2201/10856—Divided leads, e.g. by slot in length direction of lead, or by branching of the lead
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/403—Edge contacts; Windows or holes in the substrate having plural connections on the walls thereof
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil

Definitions

  • Embodiments of the disclosed subject matter relate to pin edge mount connectors and systems and methods thereof.
  • the present disclosure relates to a printed circuit board (PCB) device including: one or more insulating layers and one or more conducting layers arranged to form a layer stack, a plane of the one or more insulating layers being parallel to a plane of the one or more conducting layers; one or more conducting tracks; and one or more blind holes disposed in a side edge of the layer stack, each of the one or more blind holes having a depth that extends from the side edge into the layer stack in a direction parallel to the plane of the one or more insulating layers and the plane of the one or more conducting layers, the one or more blind holes being plated with a conducting material, wherein each of the one or more blind holes is configured to receive a pin.
  • PCB printed circuit board
  • the present disclosure additionally relates to a printed circuit board (PCB) system including: one or more insulating layers and one or more conducting layers arranged to form a layer stack; one or more blind holes disposed along a side edge of the layer stack and parallel to a plane of the layer stack; at least one pin; and a housing configured to hold the at least one pin and be removably mounted to the side edge of the layer stack, wherein each said at least one pin held by the housing is configured to be inserted into and retained by a respective one of the one or more blind holes.
  • PCB printed circuit board
  • the present disclosure additionally relates to a method, including providing one or more insulating layers and one or more conducting layers arranged to form a layer stackup, a plane of the one or more insulating layers being parallel to a plane of the one or more conducting layers; providing one or more conducting tracks to electrically couple one or more blind holes to components on the layer stack; and providing one or more blind holes disposed in a side edge of the layer stack, each of the one or more blind holes having a depth that extends from the side edge into the layer stack in a direction parallel to the plane of the one or more insulating layers and the plane of the one or more conducting layers, the one or more blind holes being plated with a conducting material, wherein each of the one or more blind holes is configured to receive a pin.
  • FIGS. 1A and 1B show sectional views of a pin inserted into a through-hole via of a printed circuit board (PCB) according to a conventional approach.
  • PCB printed circuit board
  • FIG. 2 is a perspective view of a PCB and an edge mount connector, according to an exemplary embodiment of the present disclosure.
  • FIG. 3 shows perspective views of an edge mount connector mountable on a PCB, according to an exemplary embodiment of the present disclosure.
  • FIG. 4A is a cross-sectional view of an edge mount connector mounted on a PCB, according to an exemplary embodiment of the present disclosure.
  • FIG. 4B is a cross-sectional view of an edge mount connector mounted on a PCB with multiple layers, according to an exemplary embodiment of the present disclosure.
  • FIG. 4C is a side-view schematic of multiple PCBs with mounted edge mount connectors stacked together, according to an exemplary embodiment of the present disclosure.
  • FIG. 5A is a perspective view of tracks in layers of the PCB, according to an exemplary embodiment of the present disclosure.
  • FIG. 5B is a perspective view of the tracks in the layers of the PCB, according to an exemplary embodiment of the present disclosure.
  • FIG. 6 is a flow chart of a method according to embodiments of the disclosed subject matter.
  • a printed circuit board may range in complexity from a single planar layer including tracks to connect components and vias on a single surface (i.e., a 1-layer PCB), to multi-layer stacks with track designs including tracks routed between layers to reach vias that may be buried, blind, or through-hole vias.
  • Connectors holding pins may be attached to the PCB such that the pins are inserted into the vias in a substantially transverse (e.g., perpendicular) orientation relative to the plane of the PCB layer(s). The transverse orientation of the inserted pins can yield a connector package that may sit on a top or bottom surface of the PCB itself.
  • FIG. 1A shows an example of the substantially transverse configuration.
  • FIG. 1A illustrates a sectional perspective view of an exemplary pin 105 , but in the context of interfacing with a top surface 198 (or a bottom surface 197 depending upon frame of reference) of a printed circuit board (PCB) 120 .
  • FIG. 1B illustrates a sectional perspective view of the pin 105 installed orthogonal to the printed circuit board (PCB) 120 .
  • the PCB 120 may include a through-hole via 110 that is plated with a plating 115 that is conductive.
  • the pin 105 may be inserted into the through-hole via 110 such that the pin 105 makes electrical contact with the plating 115 .
  • the PCB 120 may include at least one conductive track (not shown) that electrically connects the through-hole via 110 (by contacting the plating 115 ) to other components of the PCB 120 .
  • the conductive track and plating 115 may be a material that is conductive, for example, copper, silver, graphene, or gold.
  • the pin 105 may be connected to a connector (not shown), which may include additional pins 105 in an array.
  • the connector may be displaced over a surface of the PCB 120 in order to hold all the pins 105 .
  • the connector may subsequently be connected to another connector connected to another PCB 120 , such that the two connectors electrically couple the two PCBs 120 .
  • the connector may instead be connected to other electrical components.
  • the plated through-hole via 110 can carry current and pass through two or more reference layers in a substantially transverse orientation (relative to the plane of the PCB), which may generate electromagnetic (EM) radiation that may be emitted from side edges of the PCB. More specifically, an EM wave may propagate radially away from the plated through-hole via 110 within the cavity between the two or more reference layers, and upon reaching the PCB side edge, the two reference layers may form a slot antenna and radiate noise. Such noise may cause electromagnetic interference (EMI) to nearby equipment. Additionally, plated through-hole vias that include a stub portion may generate resonant frequency nulls that align with or near the Nyquist frequency of the bit rate, which can result in high bit-error-ratio or link failure.
  • EMI electromagnetic interference
  • the through-hole via may extend through five layers of the PCB, but the track between the second and third layer of the five layers connects the through-hole via to another component in the third layer.
  • the stub portion may comprise the portion of the through-hole via in the third, fourth, and fifth layers that acts as an open circuit.
  • the stub portion may also cause a quarter-wave resonance when a sinusoidal signal is injected from a source into the pin at the top of the through-hole via and travels along the electrically connective portion until the signal reaches the junction of the track and the stub portion.
  • the sinusoidal signal may split, wherein some of the signal travels along the track, and the remainder continues down the stub portion. Once the remainder reaches the other side of the stub portion, it may reflect towards the electrically connective portion. And upon reaching the track junction, the remainder portion of the signal may split again, with a portion traveling along the track and the remainder back to the source.
  • the time delay through the stub portion is equal to a quarter wavelength of the sinusoidal signal and the sinusoidal signal reflects at the stub portion, upon reaching the track junction again the sinusoidal signal will be delayed by a half of a cycle and cancel most of the original signal.
  • Embodiments of the disclosed subject matter involve plated blind holes disposed along a side edge of a PCB, particularly where the blind holes are configured to receive connector pins.
  • FIG. 2 illustrates a perspective partial view of a PCB 220 and an edge mount connector 225 , according to an exemplary embodiment of the present disclosure.
  • the edge mount connector 225 may be configured to hold at least one pin 205
  • the PCB 220 may include at least one blind edge via 210 .
  • FIG. 2 shows a plurality of pins 205 , though the discussion herein may refer to the pins 205 in singular form as “pin 205 ” in reference to each of the pins 205 .
  • the pin 205 may be attached (e.g., removably attached) to the edge mount connector 225 and configured to be inserted into the at least one blind edge via 210 .
  • FIG. 2 shows a plurality of blind edge vias 210 , though the discussion herein may refer to the blind edge vias 210 in singular form as “blind edge via 210 ” in reference to each of the blind edge vias 210 .
  • the blind edge via 210 may be plated with a plating 215 .
  • blind edge vias may be referred to as blind holes.
  • the pin 205 may be, for example, a compliant pin and include a compliant portion 230 .
  • the compliant portion 230 may deform when abutting sidewall(s) of the blind edge via 210 (including the plating 215 plated therein). In this manner, the pin 205 may be inserted into the blind edge via 210 even if a diameter of the blind edge via 210 is narrower than a non-inserted diameter of the compliant portion 230 .
  • Such configuration of the pin 205 may increase tolerance to variability of sizing of the one blind edge via 210 .
  • the compliant portion 230 may exert a predetermined force against the sidewall(s) of the blind edge via 210 , which can lead to a reversible cold welding between the two structures.
  • connection between the two structures can provide a reliable mechanical and electrical connection between the pin 205 and the plating 215 of the blind edge via 210 .
  • using the pin 205 can provide for solderless, internally powerful, gas-tight connections and can allow for removal and replacement of the pin 205 as compared to a pin that is soldered into the blind edge via 210 .
  • the compliant portion 230 of the pin 205 can allow the pin 205 , and any structure attached to the pin 205 (e.g., edge mount connector 225 described below), to attach to the PCB 220 without the assistance of an additional fastening device, for example, fastening screws, clasps, clips, and the like.
  • the PCB 220 may be any circuit board used by those in the art.
  • the PCB 220 may also be, for example, an integrated circuit (IC) such as an application-specific IC, or a hybrid circuit.
  • IC integrated circuit
  • the PCB 220 may be fabricated from common substrate material for circuit boards, such as epoxy resin impregnated with woven glass fiber to form a planar panel.
  • a multi-layer PCB 220 multiple panels may be stacked in layers, alternating with layers of adhesive-backed foil, for example copper foil, wherein the panels may be made insulating for some layers.
  • the PCB 220 may include a plurality of vias, such as through-hole vias, blind vias (e.g. blind edge via 210 ), and buried vias, where the vias may be plated in order to electrically connect components in or on various layers of the PCB 220 .
  • through-hole vias may be holes extending through the PCB 220 , from the top surface 198 to the opposite bottom surface 197 of the PCB 220 .
  • blind vias may be holes starting at any exterior surface of the PCB 220 (or portions thereof, such as a single stack of a plurality of stacks of the PCB 220 ) and extending through a portion of the multi-layer stack.
  • Buried vias may be holes formed by both starting and ending in an interior layer of the multi-layer stack.
  • the blind edge via 210 can be a substantially cylindrical volume of material removed from the PCB 220 along a side edge 299 of the PCB 220 .
  • side edge 299 may refer to edges of the PCB 220 other than the top surface 198 and the bottom surface 197 and can include front, back, left and right side edges 299 , whether free edges or mounted to a chassis or other fixture. That is to say, the PCB 220 may have a thickness t (i.e., for the side edge 299 ) that is significantly less in dimension than a length L and a width W of the PCB 220 .
  • the surfaces formed along the length L and width W of the PCB 220 may be the top 198 and bottom surfaces 197 of the PCB 220 .
  • a cross-sectional shape of the blind edge via 210 may be circular, and the blind edge via 210 may be formed (e.g., drilled) into the side edge 299 of the PCB 220 . It should be noted that other shapes for the blind edge via 210 volume may be used, such as a square or oval cross-section.
  • the blind edge via 210 may have a diameter and extend a predetermined depth into the side edge 299 of the PCB 220 .
  • the blind edge via 210 may be configured to receive the pin 205 , as indicated above in discussing the pin 205 .
  • the predetermined depth may be determined, for example, based on a length of the pin 205 inserted therein.
  • dimensions of the pin 205 such as length, diameter, etc., may be set based on corresponding characteristics of the blind edge via 210 , such as depth, diameter, etc.
  • the blind edge via 210 may be plated with the plating 215 to provide a conductive surface for the pin 205 to contact when inserted.
  • the blind edge via 210 (including the plating 215 therein) may have a predetermined diameter (or width for a square cross-section), wherein the predetermined diameter may be determined by a width of the compliant portion 230 of the pin 205 .
  • the predetermined diameter may be marginally narrower than the width of the compliant portion 230 such that the compliant portion 230 is deformed (made narrower) upon insertion into the blind edge via 210 in order to form a reversible cold weld.
  • the edge mount connector 225 may be an extended structure holding a plurality of the pins 205 (as shown).
  • the PCB 220 may include a plurality of the blind edge vias 210 along one or more side edges 299 the PCB 220 ( FIG. 2 , for instance, shows blind edge vias 210 along only one side edge 299 ).
  • the plurality of pins 205 may be spaced along the edge mount connector 225 according to a spacing of the plurality of blind edge vias 210 .
  • the pins 205 may be aligned with the blind edge vias 210 for mutual insertion (i.e., simultaneous insertion) of the pins 205 into the respective blind edge vias 210 .
  • the edge mount connector 225 may include a housing 235 having a height h.
  • the height h of the housing 235 may be substantially equal to the thickness t of the PCB 220 .
  • one or more edge mount connectors 225 may be provided, one or more per each side edge 299 of the PCB 220 .
  • FIG. 3 illustrates perspective “assembly” views of the edge mount connector 225 mounted to the PCB 220 , according to an exemplary embodiment of the present disclosure.
  • the edge mount connector 225 may be removably connected to the PCB 220 , meaning that the edge mount connector 225 can be reliably held to the PCB 220 such that suitable mechanical connections can be established between the pins and the blind edge vias 210 and removed from the PCB 220 with the pins 205 remaining with the edge mount connector 225 .
  • the edge mount connector 225 may be moved towards one of the side edges 299 (e.g., left side edge 299 ) of the PCB 220 such that the plurality of pins 205 are aligned and inserted into corresponding respective ones of the plurality of blind edge vias 210 .
  • the edge mount connector 225 may be pressed into the side edge of the PCB 220 such that the plurality of pins 205 are press-fit into the corresponding respective ones of the plurality of blind edge vias 210 .
  • the edge mount connector 225 may not be provided on either the top surface 198 or the bottom surface 197 of the PCB 220 .
  • FIG. 4A illustrates a partial cross-sectional view of the edge mount connector 225 mounted on the PCB 220 , according to an exemplary embodiment of the present disclosure.
  • FIG. 4B illustrates a cross-sectional view of the edge mount connector 225 mounted on the PCB 220 with multiple layers, according to an exemplary embodiment of the present disclosure.
  • multiple panels of the PCB 220 may be stacked together and alternating with layers of conductive foil to form a layer stack, wherein the panels may be made insulating for some layers. This may result in the PCB 220 with the thickness t in FIG. 4B .
  • the thickness t may be greater than the diameter of the at least one pin 205 .
  • the blind edge via 210 may be disposed between the top surface 198 and bottom surface 197 of the PCB 220 .
  • the thickness t may be greater than the diameter of the blind edge vias 210 , and the predetermined locations of the blind edge vias 210 between the layers may be determined by which layers a user may desire for the blind edge via 210 (and the pin 205 inserted therein) to electrically contact.
  • the pins 205 and the blind edge vias 210 may be keyed, wherein an arrangement of the pins 205 and the blind edge vias 210 may be such that a predetermined arrangement of the pins 205 on the edge mount connector 225 may allow connection to a predetermined side edge 299 with a corresponding arrangement of blind edge vias 210 .
  • an incorrect arrangement of the pins 205 on a non-corresponding edge mount connector 225 may prevent the non-corresponding edge mount connector 225 from mounting to a non-corresponding side edge 299 due to the pins 205 not coupling with the blind edge vias 210 of the non-corresponding side edge 299 .
  • the pins 205 may have a predetermined spacing that matches the spacing of the blind edge vias 210 and the non-corresponding edge mount connector 225 mounted on non-corresponding side edge 299 may result in the pins 205 misaligned with the blind edge vias 210 .
  • the blind edge vias 210 have the predetermined spacing.
  • the pins 205 may have varying lengths and the predetermined arrangement of pins 205 with varying lengths may correspond to an arrangement of blind edge vias 210 with corresponding varying depths.
  • the pins 205 may have varying cross-sectional shapes and the predetermined arrangement of pins 205 with varying cross-sectional shapes may correspond to an arrangement of blind edge vias 210 with corresponding varying cross-sectional shapes.
  • FIG. 4C illustrates a side elevational view of multiple PCBs 220 with mounted edge mount connectors 225 stacked together to form a PCB 220 stack, according to an exemplary embodiment of the present disclosure.
  • the orientation of the edge mount connector 225 disposed along the side edge 299 of the PCB 220 when mounted, are not over the area of the top surface 198 and bottom surface 197 of the PCB 220 , and can allow for relatively more dense stacking of multiple PCBs 220 as compared to a configuration where the connector is disposed over the area of the top surface 198 and bottom surface 197 of the PCB 220 .
  • the height h of the housing 235 may be designed to provide adequate spacing between each PCB 220 in order to allow for cooling and thermal expansion, or to eliminate the spacing entirely.
  • the PCB 220 may include an air-cooling system, wherein there may be spacing between the PCBs 220 for air to travel between and undergo thermal exchange with the PCBs 220 .
  • the PCB 220 may include an integrated water-cooling system, wherein the spacing between the PCBs 220 may be eliminated for more dense stacking.
  • FIGS. 5A and 5B illustrate perspective views of exemplary electrical connections in the layers of the PCB 220 , according to an exemplary embodiment of the present disclosure.
  • the PCB 220 may include at least one track 230 .
  • the at least one track 230 may be a conducting electrical connection between components in and/or on the PCB 220 . That is to say, the at least one track 230 may start in an internal layer and terminate in another internal layer (or the same internal layer), start on the top surface 198 and terminate on the top surface 198 , start in an internal layer and terminate on the top surface 198 or bottom surface 197 , or start on the top surface 198 or bottom surface 197 and terminate in an internal layer.
  • the at least one track 230 may electrically couple the plating 215 in the blind edge via 210 (and thus the pin 205 inserted therein) to a component on the top surface 198 through a blind via (not shown) extending partially into the PCB 220 .
  • the position of the at least one blind edge via 210 along the side edge 299 may allow for the at least one track 230 to only travel from the blind edge via 210 to the target electrical component in the PCB 220 between two layers without traveling across other layers.
  • the at least one track 230 may be fabricated from a conductive material, for example copper, gold, silver, graphene, or aluminum.
  • a plurality of the tracks 230 may originate from a single component, for example one of the blind edge vias 210 may split into two of the tracks 230 at the connection point.
  • FIG. 6 is a flow diagram for a method 600 according to an exemplary embodiment of the present disclosure.
  • step S 601 the layer stack of the PCB 220 may be provided.
  • step S 603 the at least one track 230 in the PCB 220 may be provided.
  • step S 605 the one or more blind edge vias 210 may be provided.
  • step S 607 the pins 205 may be provided.
  • step S 609 the housing 235 of the edge mount connector 225 may be provided.
  • step S 611 the pins 205 may be attached to the housing 235 .
  • step S 613 the housing 235 may be attached to the side edge 299 of the layer stack of the PCB 220 .
  • step S 615 the housing 235 may be optionally removed from the side edge 299 of the layer stack of the PCB 220 .
  • multiple PCBs 220 and edge mount connectors 225 may be closely stacked in a layered configuration (such that the planes of each PCB 220 are substantially parallel to each other in the stack) due to the side edge positioning of the plurality of the at least one blind edge via 210 .
  • This is also due to the compliant portion 230 of the pin 205 securing the pin 205 and the edge mount connector 225 to the blind edge vias 210 without additional fastening devices. Since additional fastening devices may not be needed, less manufacturing material can be used to form the edge mount connector 225 , allowing for a more compact form factor that enables dense stacking.
  • the height h of the edge mount connector 225 may be determined based on a desired spacing between layers of PCBs 220 in the stacked configuration.
  • the height h larger than the thickness t may allow for space between PCB 220 layers for cooling and thermal expansion.
  • a height h being substantially equal to the thickness t may allow for denser packaging.
  • through-hole vias i.e., vias formed substantially transverse to the plane of the PCB 220
  • the at least one blind edge via 210 being positioned along the edge of the PCB 220 may not result in electromagnetic radiation generation traveling between two conductive layers of the multi-layer stack, and thus may not emit from the edges of the PCB 220 like a slot antenna.
  • forming through-hole vias in the PCB 220 may result in the stub portion when only a portion of the through-hole via is used to electrically connect the through-hole via to another component in or on the PCB 220 .
  • the at least one blind edge via 210 may not include a stub portion from which the quarter-wavelength reflection occurs (and thus the half cycle cancelling signal), thereby reducing or eliminating the signal degrading effects of resonance nulls.
  • a printed circuit board (PCB) device comprising: one or more insulating layers and one or more conducting layers arranged to form a layer stack, a plane of the one or more insulating layers being parallel to a plane of the one or more conducting layers; one or more conducting tracks; and one or more blind holes disposed in a side edge of the layer stack, each of the one or more blind holes having a depth that extends from the side edge into the layer stack in a direction parallel to the plane of the one or more insulating layers and the plane of the one or more conducting layers, the one or more blind holes being plated with a conducting material, wherein each of the one or more blind holes is configured to receive a pin.
  • PCB printed circuit board
  • the pin having a compliant portion, wherein the one or more blind holes has a diameter and a depth, the pin has a length, and the compliant portion of the pin has a width, the length of the pin is no greater than the depth of the one or more blind holes, the diameter of the one or more blind holes is no greater than the width of the compliant portion of the pin, the compliant portion is configured to deform when the pin is inserted into the blind hole, and the compliant portion is configured to retain the pin in the blind hole when the pin is fully seated in the blind hole.
  • each of the one or more blind holes is configured to retain the pin via a press fit.
  • a printed circuit board (PCB) system comprising one or more insulating layers and one or more conducting layers arranged to form a layer stack; one or more blind holes disposed along a side edge of the layer stack and parallel to a plane of the layer stack; at least one pin; and a housing configured to hold the at least one pin and be removably mounted to the side edge of the layer stack, wherein each said at least one pin held by the housing is configured to be inserted into and retained by a respective one of the one or more blind holes.
  • PCB printed circuit board
  • the at least one pin includes a compliant portion
  • the one or more blind holes have a diameter and a depth
  • the at least one pin has a length
  • the compliant portion of the at least one pin has a width
  • the length of the at least one pin is no greater than the depth of the one or more blind holes
  • the diameter of the one or more blind holes is no greater than the width of the compliant portion of the at least one pin
  • the compliant portion is configured to deform when the pin is inserted into the blind hole
  • the compliant portion is configured to retain the pin in the blind hole when the pin is fully seated in the blind hole.
  • a method comprising: providing one or more insulating layers and one or more conducting layers arranged to form a layer stack, a plane of the one or more insulating layers being parallel to a plane of the one or more conducting layers; providing one or more conducting tracks to electrically couple one or more blind holes to components on the layer stack; and providing one or more blind holes disposed in a side edge of the layer stack, each of the one or more blind holes having a depth that extends from the side edge into the layer stack in a direction parallel to the plane of the one or more insulating layers and the plane of the one or more conducting layers, the one or more blind holes being plated with a conducting material, wherein each of the one or more blind holes is configured to receive a pin.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Structure Of Printed Boards (AREA)
US16/550,956 2019-08-26 2019-08-26 Pin side edge mount connector and systems and methods thereof Abandoned US20210066827A1 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US16/550,956 US20210066827A1 (en) 2019-08-26 2019-08-26 Pin side edge mount connector and systems and methods thereof
CA3150746A CA3150746A1 (fr) 2019-08-26 2020-08-25 Connecteur de montage de bord lateral de broche et systemes et procedes associes
PCT/US2020/047727 WO2021041368A1 (fr) 2019-08-26 2020-08-25 Connecteur de montage de bord latéral de broche et systèmes et procédés associés
EP20856405.4A EP4022718A4 (fr) 2019-08-26 2020-08-25 Connecteur de montage de bord latéral de broche et systèmes et procédés associés
AU2020336313A AU2020336313A1 (en) 2019-08-26 2020-08-25 Pin side edge mount connector and systems and methods thereof
US17/158,517 US11431117B2 (en) 2019-08-26 2021-01-26 Pin side edge mount connector and systems and methods thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16/550,956 US20210066827A1 (en) 2019-08-26 2019-08-26 Pin side edge mount connector and systems and methods thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/158,517 Continuation US11431117B2 (en) 2019-08-26 2021-01-26 Pin side edge mount connector and systems and methods thereof

Publications (1)

Publication Number Publication Date
US20210066827A1 true US20210066827A1 (en) 2021-03-04

Family

ID=74680247

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/550,956 Abandoned US20210066827A1 (en) 2019-08-26 2019-08-26 Pin side edge mount connector and systems and methods thereof
US17/158,517 Active US11431117B2 (en) 2019-08-26 2021-01-26 Pin side edge mount connector and systems and methods thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US17/158,517 Active US11431117B2 (en) 2019-08-26 2021-01-26 Pin side edge mount connector and systems and methods thereof

Country Status (5)

Country Link
US (2) US20210066827A1 (fr)
EP (1) EP4022718A4 (fr)
AU (1) AU2020336313A1 (fr)
CA (1) CA3150746A1 (fr)
WO (1) WO2021041368A1 (fr)

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3281627A (en) 1964-04-08 1966-10-25 Gen Electric Circuit board connecting and mounting arrangement
US3280378A (en) * 1964-07-01 1966-10-18 Cts Corp Means for anchoring and connecting lead wires in an electrical component
US3531581A (en) * 1968-03-11 1970-09-29 Beckman Instruments Inc Electrical assembly and terminal lead construction
US4718854A (en) 1986-12-18 1988-01-12 Amp Incorporated Low profile press fit connector
US5122064A (en) 1991-05-23 1992-06-16 Amp Incorporated Solderless surface-mount electrical connector
US5447442A (en) 1992-01-27 1995-09-05 Everettt Charles Technologies, Inc. Compliant electrical connectors
AU2003234527A1 (en) 2002-05-06 2003-11-17 Molex Incorporated High-speed differential signal connector
DE102004063135A1 (de) * 2004-12-22 2006-07-13 Endress + Hauser Gmbh + Co. Kg Leiterplatte zur Bestückung mit elektrischen und/oder elektronischen Bauteilen
TW200719787A (en) 2005-11-11 2007-05-16 Innolux Display Corp Circuit board and electronic device using the same
US20080220665A1 (en) * 2007-03-08 2008-09-11 Darr Christopher J Compliant pin components for a printed circuit board assembly
US8491340B2 (en) 2011-02-22 2013-07-23 International Business Machines Corporation Edge connector that accommodates printed circuit boards of varying thickness
US8747164B2 (en) 2011-03-01 2014-06-10 Tyco Electronics Corporation Card edge connector
WO2013022889A2 (fr) 2011-08-08 2013-02-14 Molex Incorporated Connecteur avec un canal accordé
GB201120981D0 (en) 2011-12-07 2012-01-18 Atlantic Inertial Systems Ltd Electronic device
US9601852B2 (en) 2014-11-10 2017-03-21 Te Connectivity Corporation Edge-mounted coaxial connector
FR3034219B1 (fr) * 2015-03-23 2018-04-06 Safran Electronics & Defense Carte electronique de fond de panier et calculateur electronique associe
US9980378B1 (en) 2017-03-10 2018-05-22 Dell Products, Lp Surface mount connector pad

Also Published As

Publication number Publication date
US20210151913A1 (en) 2021-05-20
EP4022718A1 (fr) 2022-07-06
EP4022718A4 (fr) 2023-11-29
CA3150746A1 (fr) 2021-03-04
WO2021041368A1 (fr) 2021-03-04
AU2020336313A1 (en) 2022-03-03
US11431117B2 (en) 2022-08-30

Similar Documents

Publication Publication Date Title
US9590338B1 (en) Rigid-flex circuit connector
JP2004335550A (ja) 多層プリント配線板の接続構造
JPH10506223A (ja) シールド付きコネクタとメッキ孔を有する基板との組立体
US9980364B2 (en) Wiring substrate and manufacturing method thereof
US9853402B2 (en) Interconnect devices having a biplanar connection
WO2016195849A1 (fr) Connecteur électrique à profil bas
US20160192515A1 (en) Circuit board assembly and assembling method thereof
US20130044447A1 (en) Vehicle-mountable junction box, and circuit member and circuit unit usable for the vehicle-mountable junction box
US11431117B2 (en) Pin side edge mount connector and systems and methods thereof
US10631405B1 (en) Additive manufacturing technology (AMT) inverted pad interface
CN110213888B (zh) 电路板组件及电路板加工方法
US10451810B1 (en) Adapter for electrically connecting a laser diode to a circuit board
EP3407688B1 (fr) Procédé d'assemblage d'un ensemble carte à circuit imprimé
KR102088323B1 (ko) 인쇄회로기판의 결합구조
US9642265B2 (en) Dense out of plane interconnect inside hermetically sealed modules
CN220570722U (zh) 一种pcb多层板
US20240055786A1 (en) Assembly fixture for press-fitting contact pins in a printed circuit board assembly
CN220273929U (zh) 印制电路板及电子装置
JP5848890B2 (ja) 積層配線基板及びその製造方法
US20240196516A1 (en) Printed circuit board grounding
WO2022217549A1 (fr) Mise à la terre de carte de circuit imprimé
JP4147436B2 (ja) ヒートシンクを挟んだ基板の接続方法と装置
US20210066830A1 (en) Stripline edge snap radio-frequency connection
JP2009302721A (ja) 高周波モジュール装置
JP2010040342A (ja) コネクタおよび電子制御機器

Legal Events

Date Code Title Description
AS Assignment

Owner name: LOCKHEED MARTIN CORPORATION, MARYLAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHYU, SAMUEL MUEN;YU, RAYMOND;HILL, ROBERT JAMES;REEL/FRAME:050176/0634

Effective date: 20190822

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE