US20200388932A1 - Semiconductor device, communication system, and method of manufacturing semiconductor device - Google Patents
Semiconductor device, communication system, and method of manufacturing semiconductor device Download PDFInfo
- Publication number
- US20200388932A1 US20200388932A1 US17/001,643 US202017001643A US2020388932A1 US 20200388932 A1 US20200388932 A1 US 20200388932A1 US 202017001643 A US202017001643 A US 202017001643A US 2020388932 A1 US2020388932 A1 US 2020388932A1
- Authority
- US
- United States
- Prior art keywords
- antenna element
- semiconductor device
- antenna
- pattern
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 127
- 238000004891 communication Methods 0.000 title claims abstract description 83
- 238000004519 manufacturing process Methods 0.000 title description 17
- 239000004020 conductor Substances 0.000 description 16
- 238000010586 diagram Methods 0.000 description 16
- 230000005404 monopole Effects 0.000 description 16
- 239000000758 substrate Substances 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 9
- 238000007789 sealing Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 238000000206 photolithography Methods 0.000 description 7
- 239000012212 insulator Substances 0.000 description 5
- 238000000034 method Methods 0.000 description 5
- 229920005989 resin Polymers 0.000 description 5
- 239000011347 resin Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 229920002577 polybenzoxazole Polymers 0.000 description 4
- 230000005855 radiation Effects 0.000 description 4
- 239000000377 silicon dioxide Substances 0.000 description 4
- 235000012239 silicon dioxide Nutrition 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q9/00—Electrically-short antennas having dimensions not more than twice the operating wavelength and consisting of conductive active radiating elements
- H01Q9/04—Resonant antennas
- H01Q9/16—Resonant antennas with feed intermediate between the extremities of the antenna, e.g. centre-fed dipole
- H01Q9/26—Resonant antennas with feed intermediate between the extremities of the antenna, e.g. centre-fed dipole with folded element or elements, the folded parts being spaced apart a small fraction of operating wavelength
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/0087—Apparatus or processes specially adapted for manufacturing antenna arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/43—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/24—Supports; Mounting means by structural association with other equipment or articles with receiving set
- H01Q1/241—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM
- H01Q1/242—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM specially adapted for hand-held use
- H01Q1/243—Supports; Mounting means by structural association with other equipment or articles with receiving set used in mobile communications, e.g. GSM specially adapted for hand-held use with built-in antennas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/48—Earthing means; Earth screens; Counterpoises
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/0006—Particular feeding systems
- H01Q21/0025—Modular arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q21/00—Antenna arrays or systems
- H01Q21/29—Combinations of different interacting antenna units for giving a desired directional characteristic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q9/00—Electrically-short antennas having dimensions not more than twice the operating wavelength and consisting of conductive active radiating elements
- H01Q9/04—Resonant antennas
- H01Q9/0407—Substantially flat resonant element parallel to ground plane, e.g. patch antenna
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
Definitions
- the invention relates to a semiconductor device, a communication system, and a method of manufacturing the semiconductor device.
- Patent Literature 1 discloses a semiconductor device including two through electrodes formed by penetrating a semiconductor chip, in which a ground layer connected to one of the through electrode and a patch antenna connected to the other of the through electrode are stacked on one surface of the semiconductor chip with an inorganic insulating layer therebetween.
- Patent Literature 2 discloses a semiconductor device having an antenna with a loop portion in a loop shape on a substrate, in which a capacitor connected in parallel to the antenna is provided at a base of the loop portion.
- an antenna with high efficiency is used to obtain a sufficient communication distance that is necessary for a system operation.
- systems that perform wireless communication in a communication section over a relatively short distance have increased in number. For example, there are a number of systems having a communication distance of a few millimeters to a few meters as in a radio frequency identifier (RFID).
- RFID radio frequency identifier
- the wireless communication device for such a use it is preferable for the wireless communication device for such a use to be as small as possible in view of characteristics of the use.
- miniaturization of the antenna is also required. In mobile devices such as smart phones, designs in which the presence of antennas is not conveyed have become mainstream, and the miniaturization of the antenna has gained commercial value.
- the invention achieves high performance of an antenna that is formed within a semiconductor device.
- a semiconductor device includes a first antenna, a second antenna and a semiconductor chip including a communication circuit that is connected to the first antenna element and the second antenna element.
- the first antenna element and the second antenna element are disposed on opposite surfaces of the semiconductor chip.
- the first antenna element or the second antenna element to which a ground potential is applied has a grid-like pattern.
- FIG. 1 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention.
- FIG. 2 is a diagram illustrating a configuration of a communication system according to an embodiment of the invention.
- FIG. 3A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention.
- FIG. 3B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention.
- FIG. 4 is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention.
- FIG. 5A is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to an embodiment of the invention.
- FIG. 5B is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5C is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5D is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5E is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5F is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5G is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5H is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5I is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5J is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5K is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 5L is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention.
- FIG. 6A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention.
- FIG. 6B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention.
- FIG. 7A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention.
- FIG. 7B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention.
- FIG. 8 is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention.
- FIG. 9 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention.
- FIG. 10 is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention.
- FIG. 11A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention.
- FIG. 11B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention.
- FIG. 12A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention.
- FIG. 12B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention.
- FIG. 13A is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention.
- FIG. 13B is a diagram illustrating a configuration of a communication unit according to the embodiment of the invention.
- FIG. 13C is a diagram illustrating a configuration of a communication unit according to the embodiment of the invention.
- FIG. 14 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention.
- FIG. 15 is a diagram illustrating a configuration of two communication units according to an embodiment of the invention.
- FIG. 16 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention.
- FIG. 17 is a diagram illustrating a configuration of two communication units according to an embodiment of the invention.
- FIG. 18A is a perspective view schematically illustrating a pattern of an antenna element according to an embodiment of the invention.
- FIG. 18B is a perspective view schematically illustrating a pattern of an antenna element according to an embodiment of the invention.
- FIG. 1 is a cross-sectional view illustrating a configuration of a semiconductor device 100 according to an embodiment of the invention.
- the semiconductor device 100 has a form of a wafer-level chip size package (WL-CSP).
- the semiconductor device 100 includes a semiconductor chip 101 including a communication circuit 21 , a first antenna element A 1 formed in a first rewiring layer 102 covering a first surface S 1 of the semiconductor chip 101 and connected to the communication circuit 21 , and a second antenna element A 2 formed in a second rewiring layer 103 covering a second surface S 2 on a side opposite to the first surface S 1 of the semiconductor chip 101 and connected to the communication circuit 21 .
- WL-CSP wafer-level chip size package
- the semiconductor chip 101 includes, for example, a semiconductor substrate 20 formed of silicon, an insulating film 23 formed of an insulator such as an SiO2 film, vias 24 a , 24 b , and 26 , and electrode pads 25 a , 25 b , and 27 .
- the communication circuit 21 that performs wireless communication with a communication device 150 (see FIG. 2 ) provided outside the semiconductor device 100 is provided on a circuit formation surface of the semiconductor substrate 20 .
- the communication circuit 21 has a function of at least one of transmission and reception.
- a power supply circuit 22 for example, is provided as a circuit other than the communication circuit 21 on the circuit formation surface of the semiconductor substrate 20 .
- the electrode pads 25 a and 25 b are connected to the communication circuit 21 via the vias 24 a and 24 b , respectively.
- the electrode pad 27 is connected to the power supply circuit 22 via the via 26 .
- the second surface S 2 of the semiconductor chip 101 is covered with an insulating film 50 formed of polyimide, polybenzoxazole (PBO), or the like.
- the second antenna element A 2 and a circuit wiring 51 formed by rewiring in the second rewiring layer 103 are provided on a surface of the insulating film 50 .
- the second antenna element A 2 is connected to the communication circuit 21 via the electrode pad 25 b and the via 24 b .
- the circuit wiring 51 is connected to the power supply circuit 22 via the electrode pad 27 and the via 26 .
- a surface of the second rewiring layer 103 is covered with a sealing film 60 formed of an insulator such as a photosensitive resin, for example.
- a terminal pad 61 is connected to the circuit wiring 51 exposed at an opening formed in the sealing film 60 .
- An external connection terminal 70 including a solder ball is provided on a surface of the terminal pad 61 .
- a through electrode 32 reaching the electrode pad 25 a from the first surface S 1 is provided.
- the through electrode 32 and the semiconductor substrate 20 are insulated by an insulating film 31 formed of an insulator such as SiO2 provided therebetween.
- the insulating film 31 also covers the entire first surface S 1 of the semiconductor chip 101 .
- the first antenna element A 1 formed by rewiring in the first rewiring layer 102 is provided on the surface of the insulating film 31 .
- the first antenna element A 1 is connected to the through electrode 32 . That is, the first antenna element A 1 is connected to the communication circuit 21 via the through electrode 32 , the electrode pad 25 a , and the via 24 a .
- the first antenna element A 1 , the insulating film 31 , and the through electrode 32 are covered with a sealing film 40 formed of an epoxy resin or the like.
- FIG. 2 is a diagram illustrating a configuration of a communication system 200 according to the embodiment of the invention.
- the communication circuit 21 performs wireless communication with the communication device 150 provided outside the semiconductor device 100 using the first antenna element A 1 and the second antenna element A 2 as antennas for communication.
- FIG. 3A is a perspective view schematically illustrating a pattern of the first antenna element A 1 formed in the first rewiring layer 102 .
- FIG. 3B is a perspective view schematically illustrating a pattern of the second antenna element A 2 formed in the second rewiring layer 103 .
- the first antenna element A 1 has a one line pattern in which a rewiring is caused to reciprocate meanderingly in a Y direction parallel to a side of the semiconductor chip 101 .
- the pattern of the first antenna element A 1 is formed by patterning a rewiring formed in the first rewiring layer 102 .
- a wiring length of the antenna element A 1 is appropriately determined according to a wavelength of radio waves used for wireless communication, or the like.
- the second antenna element A 2 has an island-like pattern (solid pattern) with which a predetermined area of the second surface S 2 of the semiconductor chip 101 is filled.
- the pattern of the second antenna element A 2 is formed by patterning a rewiring formed in the second rewiring layer 103 .
- An arrangement, a shape, and an area of the island-like pattern of the second antenna element A 2 are appropriately determined according to a design goal of a radiation pattern or radiation efficiency of radio waves, or the like.
- FIG. 4 is a diagram illustrating a configuration of a communication unit 210 including the communication circuit 21 , the first antenna element A 1 , and the second antenna element A 2 when the ground potential is applied to the second antenna element A 2 .
- a monopole antenna is constituted by the first antenna element A 1 and the second antenna element A 2 . That is, the first antenna element A 1 functions as an antenna line of the monopole antenna, and the second antenna element A 2 functions as a ground plane of the monopole antenna.
- the application of the ground potential to the second antenna element A 2 may be performed via an external connection terminal using the same solder ball as in the external connection terminal 70 , for example.
- FIGS. 5A to 5L are cross-sectional views illustrating an example of the method of manufacturing the semiconductor device 100 according to the embodiment of the invention.
- the communication circuit 21 , the power supply circuit 22 , and other circuits as necessary are formed in the semiconductor substrate 20 using a known semiconductor manufacturing process.
- the insulating film 23 formed of an insulator such as SiO2 is formed on the circuit formation surface of the semiconductor substrate 20 using a known chemical vapor deposition (CVD) method.
- contact holes are formed at predetermined positions in the insulating film 23 using a known photolithography technology.
- a conductor film formed of a conductor such as Al is formed on a surface of the insulating film 23 using a known sputtering method.
- the conductor is buried in the contact holes formed in the insulating film 23 , and the vias 24 a and 24 b connected to the communication circuit 21 and the via 26 connected to the power supply circuit 22 are formed.
- the electrode pad 25 a connected to the via 24 a , the electrode pad 25 b connected to the via 24 b , and the electrode pad 27 connected to the via 26 are formed by patterning the conductor film using a known photolithography technology ( FIG. 5A ).
- a support substrate 80 is fixed to the second surface S 2 , which is the formation surface for the electrode pads 25 a , 25 b , and 27 of the semiconductor chip 101 obtained through the above process, with an adhesive (not shown) ( FIG. 5B ).
- a through hole 20 a which penetrates the semiconductor substrate 20 and the insulating film 23 from the first surface S 1 of the semiconductor chip 101 and reaches the electrode pad 25 a is formed using a known etching technology ( FIG. 5C ).
- the insulating film 31 formed of an insulator such as SiO2 is formed on the first surface S 1 of the semiconductor chip 101 using the known CVD method. Accordingly, a side surface and a bottom surface of the through hole 20 a are also covered with the insulating film 31 . A portion of the insulating film 31 covering the bottom surface of the through hole 20 a is removed by subsequent etching. Accordingly, the electrode pad 25 a is exposed in the bottom surface of the through hole 20 a ( FIG. 5D ).
- a conductor film formed of a conductor such as Cu that covers the surface of the insulating film 31 and the side surface and the bottom surface of the through hole 20 a is formed using a known plating method.
- This conductor film constitutes the rewiring in the first rewiring layer 102 .
- the conductor film is patterned using the known photolithography technology. Accordingly, the through electrode 32 connected to the electrode pad 25 a is formed, and the first antenna element A 1 is formed in the first rewiring layer 102 ( FIG. 5E ).
- the first antenna element A 1 is patterned to have a line pattern as illustrated in FIG. 3A .
- the sealing film 40 formed of epoxy resin or the like and covering the first surface S 1 of the semiconductor chip 101 is formed.
- the first antenna element A 1 and the through electrode 32 are covered with the sealing film 40 , and the through hole 20 a is filled with the sealing film 40 ( FIG. 5F ).
- the support substrate 80 is peeled off and the second surface S 2 of the semiconductor chip 101 is exposed ( FIG. 5G ).
- a resin such as polyimide or polybenzoxazole (PBO) is applied onto the second surface S 2 of the semiconductor chip 101 , and then the resin is cured to form the insulating film 50 .
- openings 50 a and 50 b are formed in the insulating film 50 using a known photolithography technology.
- the electrode pad 27 connected to the power supply circuit 22 is exposed at the opening 50 a
- the electrode pad 25 b connected to the communication circuit 21 is exposed at the opening 50 b ( FIG. 5H ).
- a conductor film formed of a conductor such as Cu and covering the surface of the insulating film 50 is formed using a known plating method.
- This conductor film constitutes the rewiring in the second rewiring layer 103 .
- the conductor film is patterned using the known photolithography technology. Accordingly, the circuit wiring 51 connected to the electrode pad 27 is formed, and the second antenna element A 2 connected to the electrode pad 25 b is formed ( FIG. 5I ).
- the second antenna element A 2 is patterned to have an island-like pattern as illustrated in FIG. 3B .
- a surface of the second rewiring layer 103 is coated with a photosensitive resin, and then the photosensitive resin is cured to form the sealing film 60 .
- an opening 60 a is formed in the sealing film 60 using the known photolithography technology.
- the circuit wiring 51 is partially exposed at the opening 60 a ( FIG. 5J ).
- a conductor film formed of a conductor such as Cu and covering a surface of the sealing film 60 is formed using the known plating method. Subsequently, this conductor film is patterned using the known photolithography technology to form the terminal pad 61 connected to the circuit wiring 51 ( FIG. 5K ).
- the external connection terminal 70 formed of a solder ball is formed on the terminal pad 61 ( FIG. 5L ).
- the first antenna element A 1 is formed in the first rewiring layer 102 that covers the first surface S 1 of the semiconductor chip 101 and the second antenna element A 2 is formed in the second rewiring layer 103 that covers the second surface S 2 of the semiconductor chip 101 .
- the second antenna element A 2 can be caused to function as the ground plane of the monopole antenna.
- a base such as a lead frame on which the semiconductor device 100 is mounted
- the ground plane of the monopole antenna it is possible to increase an area of the ground plane and to expect an effect of improvement of radiation efficiency of radio waves that are used for wireless communication due to electrically connecting the second antenna element A 2 to the base such as a lead frame.
- constituting the ground plane using the rewiring provided within the semiconductor device it is possible to improve the stability of a radio wave transmission and reception state as compared with a case in which the ground plane is not provided within the semiconductor device.
- the case in which the first antenna element A 1 formed in the first rewiring layer is used as the antenna line in the monopole antenna, and the second antenna element A 2 formed in the second rewiring layer is used as the ground plane of the monopole antenna is illustrated.
- the first antenna element A 1 may be caused to have an island-like pattern and function as the ground plane of the monopole antenna
- the second antenna element A 2 may be caused to have a line pattern and function as the antenna line of the monopole antenna.
- FIG. 6A is a perspective view schematically illustrating a pattern of a first antenna element A 1 formed in a first rewiring layer 102 in a semiconductor device according to a second embodiment of the invention.
- FIG. 6B is a perspective view schematically illustrating a pattern of a second antenna element A 2 formed in a second rewiring layer 103 in the semiconductor device according to the second embodiment of the invention.
- a pattern of the second antenna element A 2 is different from the pattern of the second antenna element A 2 according to the first embodiment.
- the antenna element A 2 according to the second embodiment has a grid-like pattern (mesh pattern) in which a plurality of wirings extending in an X direction and a plurality of wirings extending in a Y direction intersect.
- a length of one side of each grid square is sufficiently shorter than a wavelength of radio waves that are used for wireless communication.
- the second antenna element A 2 since the length of one side of each grid is sufficiently shorter than the wavelength of the radio waves, it is possible to cause the second antenna element A 2 to function as the ground plane of a monopole antenna, as in a case in which the second antenna element A 2 has an island-like pattern.
- the pattern of the second antenna element A 2 is the grid-like pattern, it is possible to reduce the amount of use of a conductor (for example, Cu) serving as a material of the second antenna element A 2 and achieve a low cost, as compared with a case in which the pattern of the second antenna element A 2 is an island-like pattern.
- a conductor for example, Cu
- FIG. 7A is a perspective view schematically illustrating a pattern of a first antenna element A 1 formed in a first rewiring layer 102 in a semiconductor device according to a third embodiment of the invention.
- FIG. 7B is a perspective view schematically illustrating a pattern of a second antenna element A 2 formed in a second rewiring layer 103 in the semiconductor device according to the third embodiment of the invention.
- FIG. 8 is a diagram illustrating a configuration of a communication unit 210 according to the third embodiment of the invention including a communication circuit 21 , a first antenna element A 1 , and a second antenna element A 2 .
- the second antenna element A 2 functions as a ground plane of the monopole antenna.
- the first antenna element A 1 and the second antenna element A 2 constitute a dipole antenna.
- the first antenna element A 1 has a one line pattern in which a rewiring is caused to reciprocate meanderingly in a Y direction parallel to a side of the semiconductor chip 101 .
- the second antenna element A 2 has a one line pattern in which a rewiring is caused to reciprocate meanderingly in an X direction orthogonal to the Y direction.
- the first antenna element A 1 and the second antenna element A 2 have different directivities. Accordingly, the first antenna element A 1 operates to compensate for a direction in which an antenna gain of the second antenna element A 2 is low, and the second antenna element A 2 operates to compensate for a direction in which an antenna gain of the first antenna element A 1 is low.
- radiation characteristics of the antenna including the directivity may be made different between the first antenna element A 1 and the second antenna element A 2 by changing at least one of a length, a shape, the extension direction, and an arrangement of the antenna line in the first antenna element A 1 and the second antenna element A 2 .
- the first antenna element A 1 and the second antenna element A 2 may be formed in the same pattern and configured to have the same directivity.
- FIG. 9 is a cross-sectional view illustrating a configuration of a semiconductor device 100 A according to a fourth embodiment of the invention.
- both a first antenna element A 1 formed in a first rewiring layer 102 and a second antenna element A 2 formed in a second rewiring layer 103 are connected to an electrode pad 25 a . That is, the first antenna element A 1 and the second antenna element A 2 are connected to each other, and the first antenna element A 1 and the second antenna element A 2 constitute a single integral antenna element.
- FIG. 10 is a diagram illustrating a configuration of a communication unit 210 according to the fourth embodiment of the invention including a communication circuit 21 , the first antenna element A 1 , and the second antenna element A 2 .
- the first antenna element A 1 and the second antenna element A 2 connected to each other function as antenna lines of a monopole antenna.
- a base such as a lead frame on which the semiconductor device 100 A is mounted may be used as a ground plane of the monopole antenna.
- FIG. 11A is a perspective view schematically illustrating a pattern of the first antenna element A 1 formed in the first rewiring layer in the semiconductor device 100 A.
- FIG. 11B is a perspective view schematically illustrating a pattern of the second antenna element A 2 formed in the second rewiring layer 103 in the semiconductor device 100 A.
- the first antenna element A 1 and the second antenna element A 2 have a line pattern in which a rewiring is caused to meanderingly reciprocate in a Y direction parallel to a side of the semiconductor chip 101 .
- An end portion e 1 of the first antenna element A 1 is connected to an end portion e 2 of the second antenna element A 2 via a through electrode 32 .
- the first antenna element A 1 and the second antenna element A 2 are connected to each other, and the first antenna element A 1 and the second antenna element A 2 constitute a single integral antenna element. Accordingly, it is also possible to realize antenna performance that is difficult to realize with only the antenna element formed in the rewiring layer covering one of surfaces of the semiconductor chip. In particular, it is possible to constitute a longer antenna line by connecting the first antenna element A 1 to the second antenna element A 2 .
- FIGS. 12A and 12B are perspective views schematically illustrating another example of the pattern of the first antenna element A 1 and the second antenna element A 2 , respectively.
- the first antenna element A 1 and the second antenna element A 2 may have a spiral pattern along respective sides of the semiconductor chip 101 .
- An end portion e 1 of the first antenna element A 1 is connected to an end portion e 2 of the second antenna element A 2 via the through electrode 32 .
- a configuration of the antenna elements of the semiconductor devices according to the first to fourth embodiments of the invention described above can be combined appropriately.
- the first antenna element A 1 having the line pattern illustrated in FIG. 3A and the second antenna element A 2 having the island-like pattern illustrated in FIG. 3B may be connected to each other via the through electrode.
- the first antenna element A 1 having the line pattern illustrated in FIG. 6A and the second antenna element A 2 having the gird-like pattern illustrated in FIG. 6B may be connected to each other via the through electrode.
- the meandering pattern illustrated in FIGS. 3A, 7A, and 7B can be changed to the spiral pattern as illustrated in FIGS. 12A and 12B .
- the pattern of the first antenna element A 1 and the second antenna element A 2 is not limited to the meandering pattern, the spiral pattern, the island-like pattern, and the grid-like pattern described above and can also be configured in any pattern.
- the first antenna element A 1 and the second antenna element A 2 may include rewirings of a plurality of stacked rewiring layers.
- the first antenna element A 1 may include a rewiring of a first layer and a rewiring of a second layer covering the first surface S 1 of the semiconductor chip. The same applies to the second antenna element A 2 .
- FIGS. 13A, 13B, and 13C are diagrams illustrating a configuration of a communication unit 210 according to a fifth embodiment of the invention.
- the communication unit 210 may further include a matching circuit 300 provided between a first antenna element A 1 and a second antenna element A 2 , and a communication circuit 21 .
- the first antenna element A 1 is formed in a first rewiring layer 102
- the second antenna element A 2 is formed in a second rewiring layer 103 .
- the matching circuit 300 includes, for example, circuit elements such as a capacitor and an inductor, and serves to match impedances between the communication circuit 21 , and the first antenna element A 1 and the second antenna element A 2 .
- the circuit elements constituting the matching circuit 300 may include, for example, discrete components separate from the semiconductor chip 101 . In this case, a form in which the discrete components constituting the matching circuit 300 are mounted on the first surface S 1 or the second surface S 2 of the semiconductor chip 101 , and the discrete components constituting the matching circuit 300 are connected to at least one of the first antenna element A 1 and the second antenna element A 2 may be adopted.
- FIG. 14 is a cross-sectional view illustrating a configuration of a semiconductor device 100 B according to a sixth embodiment of the invention.
- FIG. 15 is a diagram illustrating a configuration of two communication units 210 A and 210 B provided in the semiconductor device 100 B.
- the communication unit 210 A includes a communication circuit 21 A formed in a semiconductor chip 101 , and antenna elements A 1 - 1 and A 1 - 2 formed in a first rewiring layer 102 covering a first surface S 1 of the semiconductor chip 101 .
- the antenna elements A 1 - 1 and A 1 - 2 have, for example, a line pattern as illustrated in FIG. 3A , and these constitute a dipole antenna. As illustrated in FIG.
- the antenna element A 1 - 1 is connected to the communication circuit 21 A via a through electrode 32 - 1 , an electrode pad 25 a , and a via 24 a
- the antenna element A 1 - 2 is connected to the communication circuit 21 A via a through electrode 32 - 2 , an electrode pad 25 b , and a via 24 b.
- the communication unit 210 B includes a communication circuit 21 B formed in the semiconductor chip 101 , and antenna elements A 2 - 1 and A 2 - 2 formed in a second rewiring layer 103 covering a second surface S 2 of the semiconductor chip 101 .
- the antenna elements A 2 - 1 and A 2 - 2 have, for example, a line pattern as illustrated in FIG. 3A , and constitute a dipole antenna.
- the antenna element A 2 - 1 is connected to the communication circuit 21 B via an electrode pad 25 c and a via 24 c
- the antenna element A 2 - 2 is connected to the communication circuit 21 B via an electrode pad 25 d and a via 24 d.
- one of the antenna elements may be constituted by a rewiring formed in the first rewiring layer 102
- the other of the antenna elements may be constituted by a rewiring formed in the second rewiring layer 103 .
- the semiconductor device 100 B includes a plurality of communication units to be able to constitute a diversity antenna. Although the case in which the semiconductor device 100 B includes the two communication units 210 A and 210 B is illustrated, the semiconductor device 100 B may include three or more communication units. In the semiconductor device 100 B, the power supply circuit 22 or the electrode pad 27 illustrated in FIG. 1 may be provided in the semiconductor chip 101 .
- FIG. 16 is a cross-sectional view illustrating a configuration of a semiconductor device 100 C according to a seventh embodiment of the invention.
- FIG. 17 is a diagram illustrating a configuration of two communication units 210 A and 210 B included in the semiconductor device 100 C.
- FIG. 18A is a perspective view schematically illustrating a pattern of an antenna element A 1 formed in a first rewiring layer 102 in the semiconductor device 100 C.
- FIG. 18B is a perspective view schematically illustrating a pattern of second antenna elements A 2 - 1 , A 2 - 2 , and A 2 - 3 formed in a second rewiring layer 103 in the semiconductor device 100 C.
- the communication unit 210 A includes a communication circuit 21 A formed in the semiconductor chip 101 , the antenna element A 1 formed in a first rewiring layer 102 covering a first surface S 1 of the semiconductor chip 101 , and the antenna element A 2 - 1 that is formed in a second rewiring layer 103 covering a second surface S 2 of the semiconductor chip 101 and to which a ground potential is applied.
- the antenna element A 1 has, for example, a line pattern as illustrated in FIG. 18A
- the antenna element A 2 - 1 has, for example, an island-like pattern as illustrated in FIG. 18B , and these constitute a monopole antenna.
- the antenna element A 2 - 1 may have a grid-like pattern as illustrated in FIG. 6B . As illustrated in FIG.
- the antenna element A 1 is connected to the communication circuit 21 A via a through electrode 32 , an electrode pad 25 a , and a via 24 a
- the antenna element A 2 - 1 is connected to the communication circuit 21 A via an electrode pad 25 b and a via 24 b.
- the communication unit 210 B includes a communication circuit 21 B formed in the semiconductor chip 101 , the antenna element A 2 - 2 formed in the second rewiring layer 103 covering a second surface S 2 of the semiconductor chip 101 , and the antenna element A 2 - 3 that is formed in the second rewiring layer 103 covering the second surface S 2 of the semiconductor chip 101 and to which the ground potential is applied.
- the antenna element A 2 - 2 has, for example, a line pattern as illustrated in FIG. 18B
- the antenna element A 2 - 3 has, for example, an island-like pattern as illustrated in FIG. 18B , and these constitute a monopole antenna.
- the antenna element A 2 - 3 may have a grid-like pattern as illustrated in FIG. 6B .
- the antenna element A 2 - 2 is connected to the communication circuit 21 B via the electrode pad 25 d and a via 24 d
- the antenna element A 2 - 3 is connected to the communication circuit 21 B via an electrode pad 25 b and a via 24 c.
- the antenna elements A 2 - 1 and A 2 - 3 to which the ground potential is applied may be formed of a common rewiring formed in the second rewiring layer 103 , as illustrated in FIG. 16 . Further, in the second communication unit 210 B, the antenna element A 2 - 2 constituting the antenna line of the monopole antenna may be formed of a rewiring formed in the first rewiring layer 102 .
- the semiconductor device 100 C includes a plurality of communication units to be able to constitute a diversity antenna. Although the case in which the semiconductor device 100 C includes the two communication units 210 A and 210 B is illustrated, the semiconductor device 100 C may include three or more communication units. Further, in the semiconductor device 100 C, the power supply circuit 22 or the electrode pad 27 illustrated in FIG. 1 may be provided in the semiconductor chip 101 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Semiconductor Integrated Circuits (AREA)
- Variable-Direction Aerials And Aerial Arrays (AREA)
- Details Of Aerials (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Support Of Aerials (AREA)
Abstract
Description
- This application is a divisional application of and claims the priority benefit of U.S. application Ser. No. 15/603,468, filed on May 24, 2017, now allowed, which claims the priority benefit of Japan Application no. 2016-117405, filed on Jun. 13, 2016. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
- The invention relates to a semiconductor device, a communication system, and a method of manufacturing the semiconductor device.
- A semiconductor device including an antenna for wireless communication on a surface thereof is known. For example,
Patent Literature 1 discloses a semiconductor device including two through electrodes formed by penetrating a semiconductor chip, in which a ground layer connected to one of the through electrode and a patch antenna connected to the other of the through electrode are stacked on one surface of the semiconductor chip with an inorganic insulating layer therebetween. - Further,
Patent Literature 2 discloses a semiconductor device having an antenna with a loop portion in a loop shape on a substrate, in which a capacitor connected in parallel to the antenna is provided at a base of the loop portion. -
- Patent Literature 1: Japanese Patent Publication No. 2009-158743
- Patent Literature 2: Japanese Patent Publication No. 2010-135500
- In wireless communication of the related art, an antenna with high efficiency is used to obtain a sufficient communication distance that is necessary for a system operation. However, in recent years, systems that perform wireless communication in a communication section over a relatively short distance have increased in number. For example, there are a number of systems having a communication distance of a few millimeters to a few meters as in a radio frequency identifier (RFID). Further, in recent years, an attempt has also been made to perform an authenticity determination using wireless communication. In many cases, it is preferable for the wireless communication device for such a use to be as small as possible in view of characteristics of the use. As there is strong demand for miniaturization of wireless communication devices, miniaturization of the antenna is also required. In mobile devices such as smart phones, designs in which the presence of antennas is not conveyed have become mainstream, and the miniaturization of the antenna has gained commercial value.
- By using a rewiring technology known in the field of a semiconductor device, it is possible to form a small antenna on a semiconductor chip. However, with a configuration of the related art, it is difficult to form an antenna having necessary and sufficient performance.
- The invention achieves high performance of an antenna that is formed within a semiconductor device.
- A semiconductor device according to the invention includes a first antenna, a second antenna and a semiconductor chip including a communication circuit that is connected to the first antenna element and the second antenna element. The first antenna element and the second antenna element are disposed on opposite surfaces of the semiconductor chip. The first antenna element or the second antenna element to which a ground potential is applied has a grid-like pattern.
- According to the invention, it is possible to achieve high performance of antennas formed within the semiconductor device.
-
FIG. 1 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention. -
FIG. 2 is a diagram illustrating a configuration of a communication system according to an embodiment of the invention. -
FIG. 3A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention. -
FIG. 3B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention. -
FIG. 4 is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention. -
FIG. 5A is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to an embodiment of the invention. -
FIG. 5B is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5C is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5D is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5E is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5F is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5G is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5H is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5I is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5J is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5K is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 5L is a cross-sectional view illustrating an example of a method of manufacturing a semiconductor device according to the embodiment of the invention. -
FIG. 6A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention. -
FIG. 6B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention. -
FIG. 7A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention. -
FIG. 7B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention. -
FIG. 8 is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention. -
FIG. 9 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention. -
FIG. 10 is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention. -
FIG. 11A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention. -
FIG. 11B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention. -
FIG. 12A is a perspective view schematically illustrating a pattern of a first antenna element according to an embodiment of the invention. -
FIG. 12B is a perspective view schematically illustrating a pattern of a second antenna element according to an embodiment of the invention. -
FIG. 13A is a diagram illustrating a configuration of a communication unit according to an embodiment of the invention. -
FIG. 13B is a diagram illustrating a configuration of a communication unit according to the embodiment of the invention. -
FIG. 13C is a diagram illustrating a configuration of a communication unit according to the embodiment of the invention. -
FIG. 14 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention. -
FIG. 15 is a diagram illustrating a configuration of two communication units according to an embodiment of the invention. -
FIG. 16 is a cross-sectional view illustrating a configuration of a semiconductor device according to an embodiment of the invention. -
FIG. 17 is a diagram illustrating a configuration of two communication units according to an embodiment of the invention. -
FIG. 18A is a perspective view schematically illustrating a pattern of an antenna element according to an embodiment of the invention. -
FIG. 18B is a perspective view schematically illustrating a pattern of an antenna element according to an embodiment of the invention. - Hereinafter, an example of an embodiment of the invention will be described with reference to the drawings. In the drawings, the same or equivalent components and portions are denoted with the same reference signs.
-
FIG. 1 is a cross-sectional view illustrating a configuration of asemiconductor device 100 according to an embodiment of the invention. Thesemiconductor device 100 has a form of a wafer-level chip size package (WL-CSP). Thesemiconductor device 100 includes asemiconductor chip 101 including acommunication circuit 21, a first antenna element A1 formed in afirst rewiring layer 102 covering a first surface S1 of thesemiconductor chip 101 and connected to thecommunication circuit 21, and a second antenna element A2 formed in asecond rewiring layer 103 covering a second surface S2 on a side opposite to the first surface S1 of thesemiconductor chip 101 and connected to thecommunication circuit 21. - The
semiconductor chip 101 includes, for example, asemiconductor substrate 20 formed of silicon, an insulatingfilm 23 formed of an insulator such as an SiO2 film, vias 24 a, 24 b, and 26, andelectrode pads communication circuit 21 that performs wireless communication with a communication device 150 (seeFIG. 2 ) provided outside thesemiconductor device 100 is provided on a circuit formation surface of thesemiconductor substrate 20. Thecommunication circuit 21 has a function of at least one of transmission and reception. Apower supply circuit 22, for example, is provided as a circuit other than thecommunication circuit 21 on the circuit formation surface of thesemiconductor substrate 20. Theelectrode pads communication circuit 21 via the vias 24 a and 24 b, respectively. Theelectrode pad 27 is connected to thepower supply circuit 22 via the via 26. - The second surface S2 of the
semiconductor chip 101 is covered with an insulatingfilm 50 formed of polyimide, polybenzoxazole (PBO), or the like. The second antenna element A2 and acircuit wiring 51 formed by rewiring in thesecond rewiring layer 103 are provided on a surface of the insulatingfilm 50. The second antenna element A2 is connected to thecommunication circuit 21 via theelectrode pad 25 b and the via 24 b. Thecircuit wiring 51 is connected to thepower supply circuit 22 via theelectrode pad 27 and the via 26. - A surface of the
second rewiring layer 103 is covered with a sealingfilm 60 formed of an insulator such as a photosensitive resin, for example. Aterminal pad 61 is connected to thecircuit wiring 51 exposed at an opening formed in the sealingfilm 60. Anexternal connection terminal 70 including a solder ball is provided on a surface of theterminal pad 61. - In the
semiconductor chip 101, a throughelectrode 32 reaching theelectrode pad 25 a from the first surface S1 is provided. The throughelectrode 32 and thesemiconductor substrate 20 are insulated by an insulatingfilm 31 formed of an insulator such as SiO2 provided therebetween. The insulatingfilm 31 also covers the entire first surface S1 of thesemiconductor chip 101. - The first antenna element A1 formed by rewiring in the
first rewiring layer 102 is provided on the surface of the insulatingfilm 31. The first antenna element A1 is connected to the throughelectrode 32. That is, the first antenna element A1 is connected to thecommunication circuit 21 via the throughelectrode 32, theelectrode pad 25 a, and the via 24 a. The first antenna element A1, the insulatingfilm 31, and the throughelectrode 32 are covered with a sealingfilm 40 formed of an epoxy resin or the like. -
FIG. 2 is a diagram illustrating a configuration of acommunication system 200 according to the embodiment of the invention. Thecommunication circuit 21 performs wireless communication with thecommunication device 150 provided outside thesemiconductor device 100 using the first antenna element A1 and the second antenna element A2 as antennas for communication. -
FIG. 3A is a perspective view schematically illustrating a pattern of the first antenna element A1 formed in thefirst rewiring layer 102.FIG. 3B is a perspective view schematically illustrating a pattern of the second antenna element A2 formed in thesecond rewiring layer 103. - As illustrated in
FIG. 3A , the first antenna element A1 has a one line pattern in which a rewiring is caused to reciprocate meanderingly in a Y direction parallel to a side of thesemiconductor chip 101. The pattern of the first antenna element A1 is formed by patterning a rewiring formed in thefirst rewiring layer 102. A wiring length of the antenna element A1 is appropriately determined according to a wavelength of radio waves used for wireless communication, or the like. - On the other hand, as illustrated in
FIG. 3B , the second antenna element A2 has an island-like pattern (solid pattern) with which a predetermined area of the second surface S2 of thesemiconductor chip 101 is filled. The pattern of the second antenna element A2 is formed by patterning a rewiring formed in thesecond rewiring layer 103. An arrangement, a shape, and an area of the island-like pattern of the second antenna element A2 are appropriately determined according to a design goal of a radiation pattern or radiation efficiency of radio waves, or the like. - Typically, the
semiconductor device 100 according to this embodiment is used by applying a ground potential to the second antenna element A2.FIG. 4 is a diagram illustrating a configuration of acommunication unit 210 including thecommunication circuit 21, the first antenna element A1, and the second antenna element A2 when the ground potential is applied to the second antenna element A2. By applying the ground potential to the second antenna element A2, a monopole antenna is constituted by the first antenna element A1 and the second antenna element A2. That is, the first antenna element A1 functions as an antenna line of the monopole antenna, and the second antenna element A2 functions as a ground plane of the monopole antenna. The application of the ground potential to the second antenna element A2 may be performed via an external connection terminal using the same solder ball as in theexternal connection terminal 70, for example. - Hereinafter, a method of manufacturing the
semiconductor device 100 will be described.FIGS. 5A to 5L are cross-sectional views illustrating an example of the method of manufacturing thesemiconductor device 100 according to the embodiment of the invention. - First, the
communication circuit 21, thepower supply circuit 22, and other circuits as necessary are formed in thesemiconductor substrate 20 using a known semiconductor manufacturing process. Subsequently, the insulatingfilm 23 formed of an insulator such as SiO2 is formed on the circuit formation surface of thesemiconductor substrate 20 using a known chemical vapor deposition (CVD) method. Subsequently, contact holes are formed at predetermined positions in the insulatingfilm 23 using a known photolithography technology. Subsequently, a conductor film formed of a conductor such as Al is formed on a surface of the insulatingfilm 23 using a known sputtering method. Accordingly, the conductor is buried in the contact holes formed in the insulatingfilm 23, and the vias 24 a and 24 b connected to thecommunication circuit 21 and the via 26 connected to thepower supply circuit 22 are formed. Subsequently, theelectrode pad 25 a connected to the via 24 a, theelectrode pad 25 b connected to the via 24 b, and theelectrode pad 27 connected to the via 26 are formed by patterning the conductor film using a known photolithography technology (FIG. 5A ). - Then, a
support substrate 80 is fixed to the second surface S2, which is the formation surface for theelectrode pads semiconductor chip 101 obtained through the above process, with an adhesive (not shown) (FIG. 5B ). - Then, a through
hole 20 a which penetrates thesemiconductor substrate 20 and the insulatingfilm 23 from the first surface S1 of thesemiconductor chip 101 and reaches theelectrode pad 25 a is formed using a known etching technology (FIG. 5C ). - Then, the insulating
film 31 formed of an insulator such as SiO2 is formed on the first surface S1 of thesemiconductor chip 101 using the known CVD method. Accordingly, a side surface and a bottom surface of the throughhole 20 a are also covered with the insulatingfilm 31. A portion of the insulatingfilm 31 covering the bottom surface of the throughhole 20 a is removed by subsequent etching. Accordingly, theelectrode pad 25 a is exposed in the bottom surface of the throughhole 20 a (FIG. 5D ). - Then, a conductor film formed of a conductor such as Cu that covers the surface of the insulating
film 31 and the side surface and the bottom surface of the throughhole 20 a is formed using a known plating method. This conductor film constitutes the rewiring in thefirst rewiring layer 102. Subsequently, the conductor film is patterned using the known photolithography technology. Accordingly, the throughelectrode 32 connected to theelectrode pad 25 a is formed, and the first antenna element A1 is formed in the first rewiring layer 102 (FIG. 5E ). The first antenna element A1 is patterned to have a line pattern as illustrated inFIG. 3A . - Then, the sealing
film 40 formed of epoxy resin or the like and covering the first surface S1 of thesemiconductor chip 101 is formed. The first antenna element A1 and the throughelectrode 32 are covered with the sealingfilm 40, and the throughhole 20 a is filled with the sealing film 40 (FIG. 5F ). - Then, the
support substrate 80 is peeled off and the second surface S2 of thesemiconductor chip 101 is exposed (FIG. 5G ). - Then, a resin such as polyimide or polybenzoxazole (PBO) is applied onto the second surface S2 of the
semiconductor chip 101, and then the resin is cured to form the insulatingfilm 50. Subsequently,openings film 50 using a known photolithography technology. Theelectrode pad 27 connected to thepower supply circuit 22 is exposed at theopening 50 a, and theelectrode pad 25 b connected to thecommunication circuit 21 is exposed at theopening 50 b (FIG. 5H ). - Then, a conductor film formed of a conductor such as Cu and covering the surface of the insulating
film 50 is formed using a known plating method. This conductor film constitutes the rewiring in thesecond rewiring layer 103. Subsequently, the conductor film is patterned using the known photolithography technology. Accordingly, thecircuit wiring 51 connected to theelectrode pad 27 is formed, and the second antenna element A2 connected to theelectrode pad 25 b is formed (FIG. 5I ). The second antenna element A2 is patterned to have an island-like pattern as illustrated inFIG. 3B . - Then, a surface of the
second rewiring layer 103 is coated with a photosensitive resin, and then the photosensitive resin is cured to form the sealingfilm 60. Subsequently, an opening 60 a is formed in the sealingfilm 60 using the known photolithography technology. Thecircuit wiring 51 is partially exposed at theopening 60 a (FIG. 5J ). - Then, a conductor film formed of a conductor such as Cu and covering a surface of the sealing
film 60 is formed using the known plating method. Subsequently, this conductor film is patterned using the known photolithography technology to form theterminal pad 61 connected to the circuit wiring 51 (FIG. 5K ). - Then, the
external connection terminal 70 formed of a solder ball is formed on the terminal pad 61 (FIG. 5L ). - As is apparent from the above description, according to the
semiconductor device 100 of the embodiment of the invention, the first antenna element A1 is formed in thefirst rewiring layer 102 that covers the first surface S1 of thesemiconductor chip 101 and the second antenna element A2 is formed in thesecond rewiring layer 103 that covers the second surface S2 of thesemiconductor chip 101. By forming the antenna elements in the respective rewiring layers formed on both surfaces of thesemiconductor chip 101 in this way, it is possible to constitute an antenna with higher performance than an antenna of the related art. - Further, according to the
semiconductor device 100 of this embodiment, by applying the ground potential to the second antenna element A2 having an island-like pattern, the second antenna element A2 can be caused to function as the ground plane of the monopole antenna. Further, in a case in which a base such as a lead frame on which thesemiconductor device 100 is mounted is used as the ground plane of the monopole antenna, it is possible to increase an area of the ground plane and to expect an effect of improvement of radiation efficiency of radio waves that are used for wireless communication due to electrically connecting the second antenna element A2 to the base such as a lead frame. Further, by constituting the ground plane using the rewiring provided within the semiconductor device, it is possible to improve the stability of a radio wave transmission and reception state as compared with a case in which the ground plane is not provided within the semiconductor device. - In this embodiment, the case in which the first antenna element A1 formed in the first rewiring layer is used as the antenna line in the monopole antenna, and the second antenna element A2 formed in the second rewiring layer is used as the ground plane of the monopole antenna is illustrated. However, the first antenna element A1 may be caused to have an island-like pattern and function as the ground plane of the monopole antenna, and the second antenna element A2 may be caused to have a line pattern and function as the antenna line of the monopole antenna.
-
FIG. 6A is a perspective view schematically illustrating a pattern of a first antenna element A1 formed in afirst rewiring layer 102 in a semiconductor device according to a second embodiment of the invention.FIG. 6B is a perspective view schematically illustrating a pattern of a second antenna element A2 formed in asecond rewiring layer 103 in the semiconductor device according to the second embodiment of the invention. - In the semiconductor device according to the second embodiment, a pattern of the second antenna element A2 is different from the pattern of the second antenna element A2 according to the first embodiment. As illustrated in
FIG. 6B , the antenna element A2 according to the second embodiment has a grid-like pattern (mesh pattern) in which a plurality of wirings extending in an X direction and a plurality of wirings extending in a Y direction intersect. A length of one side of each grid square is sufficiently shorter than a wavelength of radio waves that are used for wireless communication. Thus, since the length of one side of each grid is sufficiently shorter than the wavelength of the radio waves, it is possible to cause the second antenna element A2 to function as the ground plane of a monopole antenna, as in a case in which the second antenna element A2 has an island-like pattern. - Since the pattern of the second antenna element A2 is the grid-like pattern, it is possible to reduce the amount of use of a conductor (for example, Cu) serving as a material of the second antenna element A2 and achieve a low cost, as compared with a case in which the pattern of the second antenna element A2 is an island-like pattern.
-
FIG. 7A is a perspective view schematically illustrating a pattern of a first antenna element A1 formed in afirst rewiring layer 102 in a semiconductor device according to a third embodiment of the invention.FIG. 7B is a perspective view schematically illustrating a pattern of a second antenna element A2 formed in asecond rewiring layer 103 in the semiconductor device according to the third embodiment of the invention.FIG. 8 is a diagram illustrating a configuration of acommunication unit 210 according to the third embodiment of the invention including acommunication circuit 21, a first antenna element A1, and a second antenna element A2. - In the semiconductor devices according to the first and second embodiments, the second antenna element A2 functions as a ground plane of the monopole antenna. On the other hand, in the semiconductor device according to the third embodiment, the first antenna element A1 and the second antenna element A2 constitute a dipole antenna.
- As illustrated in
FIG. 7A , the first antenna element A1 has a one line pattern in which a rewiring is caused to reciprocate meanderingly in a Y direction parallel to a side of thesemiconductor chip 101. As illustrated inFIG. 7B , the second antenna element A2 has a one line pattern in which a rewiring is caused to reciprocate meanderingly in an X direction orthogonal to the Y direction. - Since an extension direction of an antenna line is changed in the first antenna element A1 and the second antenna element A2 in this way, the first antenna element A1 and the second antenna element A2 have different directivities. Accordingly, the first antenna element A1 operates to compensate for a direction in which an antenna gain of the second antenna element A2 is low, and the second antenna element A2 operates to compensate for a direction in which an antenna gain of the first antenna element A1 is low.
- Although the case in which the directivity is made different between the first antenna element A1 and the second antenna element A2 by changing the extension direction of the antenna line in the first antenna element A1 and the second antenna element A2 has been illustrated in this embodiment, radiation characteristics of the antenna including the directivity may be made different between the first antenna element A1 and the second antenna element A2 by changing at least one of a length, a shape, the extension direction, and an arrangement of the antenna line in the first antenna element A1 and the second antenna element A2. Further, the first antenna element A1 and the second antenna element A2 may be formed in the same pattern and configured to have the same directivity.
-
FIG. 9 is a cross-sectional view illustrating a configuration of asemiconductor device 100A according to a fourth embodiment of the invention. In thesemiconductor device 100A, both a first antenna element A1 formed in afirst rewiring layer 102 and a second antenna element A2 formed in asecond rewiring layer 103 are connected to anelectrode pad 25 a. That is, the first antenna element A1 and the second antenna element A2 are connected to each other, and the first antenna element A1 and the second antenna element A2 constitute a single integral antenna element. -
FIG. 10 is a diagram illustrating a configuration of acommunication unit 210 according to the fourth embodiment of the invention including acommunication circuit 21, the first antenna element A1, and the second antenna element A2. The first antenna element A1 and the second antenna element A2 connected to each other function as antenna lines of a monopole antenna. A base such as a lead frame on which thesemiconductor device 100A is mounted may be used as a ground plane of the monopole antenna. -
FIG. 11A is a perspective view schematically illustrating a pattern of the first antenna element A1 formed in the first rewiring layer in thesemiconductor device 100A.FIG. 11B is a perspective view schematically illustrating a pattern of the second antenna element A2 formed in thesecond rewiring layer 103 in thesemiconductor device 100A. The first antenna element A1 and the second antenna element A2 have a line pattern in which a rewiring is caused to meanderingly reciprocate in a Y direction parallel to a side of thesemiconductor chip 101. An end portion e1 of the first antenna element A1 is connected to an end portion e2 of the second antenna element A2 via a throughelectrode 32. - As described above, according to the
semiconductor device 100A of this embodiment, the first antenna element A1 and the second antenna element A2 are connected to each other, and the first antenna element A1 and the second antenna element A2 constitute a single integral antenna element. Accordingly, it is also possible to realize antenna performance that is difficult to realize with only the antenna element formed in the rewiring layer covering one of surfaces of the semiconductor chip. In particular, it is possible to constitute a longer antenna line by connecting the first antenna element A1 to the second antenna element A2. -
FIGS. 12A and 12B are perspective views schematically illustrating another example of the pattern of the first antenna element A1 and the second antenna element A2, respectively. As illustrated inFIGS. 12A and 12B , the first antenna element A1 and the second antenna element A2 may have a spiral pattern along respective sides of thesemiconductor chip 101. An end portion e1 of the first antenna element A1 is connected to an end portion e2 of the second antenna element A2 via the throughelectrode 32. - A configuration of the antenna elements of the semiconductor devices according to the first to fourth embodiments of the invention described above can be combined appropriately. For example, the first antenna element A1 having the line pattern illustrated in
FIG. 3A and the second antenna element A2 having the island-like pattern illustrated inFIG. 3B may be connected to each other via the through electrode. Similarly, the first antenna element A1 having the line pattern illustrated inFIG. 6A and the second antenna element A2 having the gird-like pattern illustrated inFIG. 6B may be connected to each other via the through electrode. Further, the meandering pattern illustrated inFIGS. 3A, 7A, and 7B can be changed to the spiral pattern as illustrated inFIGS. 12A and 12B . Further, the pattern of the first antenna element A1 and the second antenna element A2 is not limited to the meandering pattern, the spiral pattern, the island-like pattern, and the grid-like pattern described above and can also be configured in any pattern. Further, the first antenna element A1 and the second antenna element A2 may include rewirings of a plurality of stacked rewiring layers. For example, the first antenna element A1 may include a rewiring of a first layer and a rewiring of a second layer covering the first surface S1 of the semiconductor chip. The same applies to the second antenna element A2. -
FIGS. 13A, 13B, and 13C are diagrams illustrating a configuration of acommunication unit 210 according to a fifth embodiment of the invention. Thecommunication unit 210 may further include amatching circuit 300 provided between a first antenna element A1 and a second antenna element A2, and acommunication circuit 21. The first antenna element A1 is formed in afirst rewiring layer 102, and the second antenna element A2 is formed in asecond rewiring layer 103. - The
matching circuit 300 includes, for example, circuit elements such as a capacitor and an inductor, and serves to match impedances between thecommunication circuit 21, and the first antenna element A1 and the second antenna element A2. The circuit elements constituting thematching circuit 300 may include, for example, discrete components separate from thesemiconductor chip 101. In this case, a form in which the discrete components constituting thematching circuit 300 are mounted on the first surface S1 or the second surface S2 of thesemiconductor chip 101, and the discrete components constituting thematching circuit 300 are connected to at least one of the first antenna element A1 and the second antenna element A2 may be adopted. -
FIG. 14 is a cross-sectional view illustrating a configuration of asemiconductor device 100B according to a sixth embodiment of the invention.FIG. 15 is a diagram illustrating a configuration of twocommunication units semiconductor device 100B. - The
communication unit 210A includes acommunication circuit 21A formed in asemiconductor chip 101, and antenna elements A1-1 and A1-2 formed in afirst rewiring layer 102 covering a first surface S1 of thesemiconductor chip 101. The antenna elements A1-1 and A1-2 have, for example, a line pattern as illustrated inFIG. 3A , and these constitute a dipole antenna. As illustrated inFIG. 14 , the antenna element A1-1 is connected to thecommunication circuit 21A via a through electrode 32-1, anelectrode pad 25 a, and a via 24 a, and the antenna element A1-2 is connected to thecommunication circuit 21A via a through electrode 32-2, anelectrode pad 25 b, and a via 24 b. - On the other hand, the
communication unit 210B includes acommunication circuit 21B formed in thesemiconductor chip 101, and antenna elements A2-1 and A2-2 formed in asecond rewiring layer 103 covering a second surface S2 of thesemiconductor chip 101. The antenna elements A2-1 and A2-2 have, for example, a line pattern as illustrated inFIG. 3A , and constitute a dipole antenna. As illustrated inFIG. 14 , the antenna element A2-1 is connected to thecommunication circuit 21B via anelectrode pad 25 c and a via 24 c, and the antenna element A2-2 is connected to thecommunication circuit 21B via anelectrode pad 25 d and a via 24 d. - In each of the
communication units first rewiring layer 102, and the other of the antenna elements may be constituted by a rewiring formed in thesecond rewiring layer 103. - Thus, the
semiconductor device 100B includes a plurality of communication units to be able to constitute a diversity antenna. Although the case in which thesemiconductor device 100B includes the twocommunication units semiconductor device 100B may include three or more communication units. In thesemiconductor device 100B, thepower supply circuit 22 or theelectrode pad 27 illustrated inFIG. 1 may be provided in thesemiconductor chip 101. -
FIG. 16 is a cross-sectional view illustrating a configuration of a semiconductor device 100C according to a seventh embodiment of the invention.FIG. 17 is a diagram illustrating a configuration of twocommunication units FIG. 18A is a perspective view schematically illustrating a pattern of an antenna element A1 formed in afirst rewiring layer 102 in the semiconductor device 100C.FIG. 18B is a perspective view schematically illustrating a pattern of second antenna elements A2-1, A2-2, and A2-3 formed in asecond rewiring layer 103 in the semiconductor device 100C. - The
communication unit 210A includes acommunication circuit 21A formed in thesemiconductor chip 101, the antenna element A1 formed in afirst rewiring layer 102 covering a first surface S1 of thesemiconductor chip 101, and the antenna element A2-1 that is formed in asecond rewiring layer 103 covering a second surface S2 of thesemiconductor chip 101 and to which a ground potential is applied. The antenna element A1 has, for example, a line pattern as illustrated inFIG. 18A , the antenna element A2-1 has, for example, an island-like pattern as illustrated inFIG. 18B , and these constitute a monopole antenna. The antenna element A2-1 may have a grid-like pattern as illustrated inFIG. 6B . As illustrated inFIG. 16 , the antenna element A1 is connected to thecommunication circuit 21A via a throughelectrode 32, anelectrode pad 25 a, and a via 24 a, and the antenna element A2-1 is connected to thecommunication circuit 21A via anelectrode pad 25 b and a via 24 b. - On the other hand, the
communication unit 210B includes acommunication circuit 21B formed in thesemiconductor chip 101, the antenna element A2-2 formed in thesecond rewiring layer 103 covering a second surface S2 of thesemiconductor chip 101, and the antenna element A2-3 that is formed in thesecond rewiring layer 103 covering the second surface S2 of thesemiconductor chip 101 and to which the ground potential is applied. The antenna element A2-2 has, for example, a line pattern as illustrated inFIG. 18B , the antenna element A2-3 has, for example, an island-like pattern as illustrated inFIG. 18B , and these constitute a monopole antenna. The antenna element A2-3 may have a grid-like pattern as illustrated inFIG. 6B . As illustrated inFIG. 16 , the antenna element A2-2 is connected to thecommunication circuit 21B via theelectrode pad 25 d and a via 24 d, and the antenna element A2-3 is connected to thecommunication circuit 21B via anelectrode pad 25 b and a via 24 c. - The antenna elements A2-1 and A2-3 to which the ground potential is applied may be formed of a common rewiring formed in the
second rewiring layer 103, as illustrated inFIG. 16 . Further, in thesecond communication unit 210B, the antenna element A2-2 constituting the antenna line of the monopole antenna may be formed of a rewiring formed in thefirst rewiring layer 102. - Thus, the semiconductor device 100C includes a plurality of communication units to be able to constitute a diversity antenna. Although the case in which the semiconductor device 100C includes the two
communication units power supply circuit 22 or theelectrode pad 27 illustrated inFIG. 1 may be provided in thesemiconductor chip 101.
Claims (2)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/001,643 US11381005B2 (en) | 2016-06-13 | 2020-08-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
US17/846,014 US20220320749A1 (en) | 2016-06-13 | 2022-06-22 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016-117405 | 2016-06-13 | ||
JP2016117405A JP6869649B2 (en) | 2016-06-13 | 2016-06-13 | Manufacturing methods for semiconductor devices, communication systems and semiconductor devices. |
US15/603,468 US10784587B2 (en) | 2016-06-13 | 2017-05-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
US17/001,643 US11381005B2 (en) | 2016-06-13 | 2020-08-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/603,468 Division US10784587B2 (en) | 2016-06-13 | 2017-05-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/846,014 Continuation US20220320749A1 (en) | 2016-06-13 | 2022-06-22 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200388932A1 true US20200388932A1 (en) | 2020-12-10 |
US11381005B2 US11381005B2 (en) | 2022-07-05 |
Family
ID=60573104
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/603,468 Active 2037-06-07 US10784587B2 (en) | 2016-06-13 | 2017-05-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
US17/001,643 Active US11381005B2 (en) | 2016-06-13 | 2020-08-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
US17/846,014 Pending US20220320749A1 (en) | 2016-06-13 | 2022-06-22 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/603,468 Active 2037-06-07 US10784587B2 (en) | 2016-06-13 | 2017-05-24 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/846,014 Pending US20220320749A1 (en) | 2016-06-13 | 2022-06-22 | Semiconductor device, communication system, and method of manufacturing semiconductor device |
Country Status (3)
Country | Link |
---|---|
US (3) | US10784587B2 (en) |
JP (2) | JP6869649B2 (en) |
CN (1) | CN107492541B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10979828B2 (en) | 2018-06-05 | 2021-04-13 | Starkey Laboratories, Inc. | Ear-worn electronic device incorporating chip antenna loading of antenna structure |
US10931005B2 (en) | 2018-10-29 | 2021-02-23 | Starkey Laboratories, Inc. | Hearing device incorporating a primary antenna in conjunction with a chip antenna |
CN114175292A (en) * | 2019-06-28 | 2022-03-11 | 可尔Hw半导体公司 | Capacitor structure and chip antenna |
CN110943077A (en) * | 2019-11-08 | 2020-03-31 | 关键禾芯科技股份有限公司 | Multi-chip packaging structure for millimeter wave application |
JP2023010462A (en) | 2021-07-09 | 2023-01-20 | 株式会社デンソー | User equipment, base station, and communication control method |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02214205A (en) * | 1989-02-14 | 1990-08-27 | Fujitsu Ltd | Electronic circuit device |
JP3141692B2 (en) * | 1994-08-11 | 2001-03-05 | 松下電器産業株式会社 | Millimeter wave detector |
JPH1188045A (en) * | 1997-09-05 | 1999-03-30 | Nippon Antenna Co Ltd | Polarized wave sharing planar array antenna |
JP2001196818A (en) * | 2000-01-12 | 2001-07-19 | Nippon Telegr & Teleph Corp <Ntt> | Antenna integrated element |
JP3875592B2 (en) * | 2002-04-26 | 2007-01-31 | 日本電波工業株式会社 | Multi-element array type planar antenna |
JP2004282250A (en) * | 2003-03-13 | 2004-10-07 | Sony Chem Corp | Antenna element and its manufacturing |
JP4157829B2 (en) * | 2003-06-03 | 2008-10-01 | カシオ計算機株式会社 | Semiconductor device and manufacturing method thereof |
JP2006013777A (en) * | 2004-06-24 | 2006-01-12 | Sony Ericsson Mobilecommunications Japan Inc | Mobile terminal |
US7079079B2 (en) * | 2004-06-30 | 2006-07-18 | Skycross, Inc. | Low profile compact multi-band meanderline loaded antenna |
JP3964435B2 (en) * | 2005-04-20 | 2007-08-22 | 日本無線株式会社 | Grid patch antenna |
JP4781159B2 (en) * | 2005-04-27 | 2011-09-28 | 株式会社半導体エネルギー研究所 | Semiconductor device |
US20070183184A1 (en) * | 2006-02-03 | 2007-08-09 | Semiconductor Energy Laboratory Ltd. | Apparatus and method for manufacturing semiconductor device |
US8232919B2 (en) * | 2006-12-29 | 2012-07-31 | Broadcom Corporation | Integrated circuit MEMs antenna structure |
US7750861B2 (en) * | 2007-05-15 | 2010-07-06 | Harris Corporation | Hybrid antenna including spiral antenna and periodic array, and associated methods |
TWI423519B (en) * | 2007-09-04 | 2014-01-11 | Mitsubishi Electric Corp | Radio frequency identification tag |
JP5592053B2 (en) | 2007-12-27 | 2014-09-17 | 新光電気工業株式会社 | Semiconductor device and manufacturing method thereof |
JP2009182786A (en) * | 2008-01-31 | 2009-08-13 | Nippon Tungsten Co Ltd | Laminated antenna |
US7830312B2 (en) * | 2008-03-11 | 2010-11-09 | Intel Corporation | Wireless antenna array system architecture and methods to achieve 3D beam coverage |
US8232920B2 (en) * | 2008-08-07 | 2012-07-31 | International Business Machines Corporation | Integrated millimeter wave antenna and transceiver on a substrate |
JP5407307B2 (en) | 2008-12-03 | 2014-02-05 | セイコーエプソン株式会社 | Semiconductor device |
US8474726B2 (en) * | 2010-08-12 | 2013-07-02 | Feinics Amatech Teoranta | RFID antenna modules and increasing coupling |
US8451618B2 (en) * | 2010-10-28 | 2013-05-28 | Infineon Technologies Ag | Integrated antennas in wafer level package |
KR101107650B1 (en) * | 2011-01-31 | 2012-01-20 | 남창기 | Rf module for multi-mode |
US9001004B2 (en) * | 2011-07-05 | 2015-04-07 | Broadcom Corporation | Wireless communication device with multiple interwoven spiral antenna assembly |
JP5828249B2 (en) * | 2011-09-02 | 2015-12-02 | 凸版印刷株式会社 | Non-contact IC label |
JP5737426B2 (en) * | 2011-11-14 | 2015-06-17 | 株式会社村田製作所 | ANTENNA DEVICE AND WIRELESS COMMUNICATION DEVICE |
CN103650234A (en) * | 2012-02-15 | 2014-03-19 | 松下电器产业株式会社 | Wireless module |
DE102012203151A1 (en) * | 2012-02-29 | 2013-08-29 | Robert Bosch Gmbh | SEMICONDUCTOR MODULE WITH INTEGRATED ANTENNA STRUCTURES |
US9196951B2 (en) * | 2012-11-26 | 2015-11-24 | International Business Machines Corporation | Millimeter-wave radio frequency integrated circuit packages with integrated antennas |
JP6040784B2 (en) * | 2013-01-23 | 2016-12-07 | 凸版印刷株式会社 | Non-contact IC label and article with non-contact IC label |
CN203521598U (en) * | 2013-06-27 | 2014-04-02 | 惠州比亚迪实业有限公司 | GPS antenna and mobile phone provided with antenna |
US9230926B2 (en) * | 2013-08-31 | 2016-01-05 | Infineon Technologies Ag | Functionalised redistribution layer |
US9252077B2 (en) * | 2013-09-25 | 2016-02-02 | Intel Corporation | Package vias for radio frequency antenna connections |
US9537205B2 (en) * | 2013-11-08 | 2017-01-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D antenna for integrated circuits |
US9129981B2 (en) * | 2013-11-26 | 2015-09-08 | Freescale Semiconductor Inc. | Methods for the production of microelectronic packages having radiofrequency stand-off layers |
US9608334B2 (en) * | 2014-03-31 | 2017-03-28 | Nxp B.V. | Radar antenna system |
JP6299878B2 (en) * | 2014-10-07 | 2018-03-28 | 株式会社村田製作所 | High frequency communication module and high frequency communication device |
JP6090549B2 (en) * | 2014-11-27 | 2017-03-08 | 株式会社村田製作所 | RFIC module and RFID tag including the same |
JP6429680B2 (en) * | 2015-03-03 | 2018-11-28 | パナソニック株式会社 | Antenna integrated module and radar device |
KR102406686B1 (en) * | 2015-11-10 | 2022-06-08 | 삼성전자주식회사 | Antenna device and electronic device with the same |
-
2016
- 2016-06-13 JP JP2016117405A patent/JP6869649B2/en active Active
-
2017
- 2017-05-24 US US15/603,468 patent/US10784587B2/en active Active
- 2017-05-25 CN CN201710381738.0A patent/CN107492541B/en active Active
-
2020
- 2020-08-24 US US17/001,643 patent/US11381005B2/en active Active
-
2021
- 2021-04-14 JP JP2021068630A patent/JP7053073B2/en active Active
-
2022
- 2022-06-22 US US17/846,014 patent/US20220320749A1/en active Pending
Also Published As
Publication number | Publication date |
---|---|
US11381005B2 (en) | 2022-07-05 |
JP7053073B2 (en) | 2022-04-12 |
US20220320749A1 (en) | 2022-10-06 |
CN107492541A (en) | 2017-12-19 |
US20170358867A1 (en) | 2017-12-14 |
CN107492541B (en) | 2021-11-30 |
JP6869649B2 (en) | 2021-05-12 |
US10784587B2 (en) | 2020-09-22 |
JP2021114620A (en) | 2021-08-05 |
JP2017224900A (en) | 2017-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11381005B2 (en) | Semiconductor device, communication system, and method of manufacturing semiconductor device | |
US11295979B2 (en) | Semiconductor package device with integrated antenna and manufacturing method thereof | |
TWI716838B (en) | Antenna structure and antenna-in-package | |
US11641064B2 (en) | 3D IC antenna array with laminated high-k dielectric | |
KR102185196B1 (en) | Apparatus for antenna in wireless communication device | |
US8648454B2 (en) | Wafer-scale package structures with integrated antennas | |
US9305888B2 (en) | Integrated antenna structure and array | |
US20140145884A1 (en) | Package structures to improve on-chip antenna performance | |
TW202203500A (en) | Low-cost, ipd and laminate based antenna array module | |
JP7322228B2 (en) | Semiconductor equipment and communication systems | |
US9755313B2 (en) | Chip antenna for near field communication and method of manufacturing the same | |
US11011846B2 (en) | Antenna and semiconductor device with improved tradeoff relationship between antenna gain and antenna size | |
US11588237B2 (en) | Antenna structure | |
US20240178163A1 (en) | Slot Bow-Tie Antenna On Package | |
WO2016067908A1 (en) | Wireless communication module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |