US20200266262A1 - Semiconductor device having 3d inductor and method of manufacturing the same - Google Patents
Semiconductor device having 3d inductor and method of manufacturing the same Download PDFInfo
- Publication number
- US20200266262A1 US20200266262A1 US16/401,736 US201916401736A US2020266262A1 US 20200266262 A1 US20200266262 A1 US 20200266262A1 US 201916401736 A US201916401736 A US 201916401736A US 2020266262 A1 US2020266262 A1 US 2020266262A1
- Authority
- US
- United States
- Prior art keywords
- inductor
- portions
- exterior
- interior
- inductor portions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title claims description 25
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 239000010410 layer Substances 0.000 claims description 39
- 238000009413 insulation Methods 0.000 claims description 13
- 230000003319 supportive effect Effects 0.000 claims description 13
- 239000011241 protective layer Substances 0.000 claims description 6
- 229910000679 solder Inorganic materials 0.000 claims description 6
- 238000010586 diagram Methods 0.000 description 19
- 238000000034 method Methods 0.000 description 9
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F17/0013—Printed inductances with stacked layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
- H01F2017/0086—Printed inductances on semiconductor substrate
Definitions
- This invention relates to a semiconductor device, and more particularly to a semiconductor device having 3D inductor.
- 2D inductors are formed on a substrate of a semiconductor device. Increasing the size of the 2D inductors is required for sufficient inductance, but that also increase the size of the semiconductor device. For this reason, 2D inductors are incapable of meeting size requirements of miniaturized semiconductor device.
- the object of the present invention is to provide a semiconductor device having 3D inductor. Radial transverse inductors on two different substrates are connected with each other by a longitudinal inductor to form a 3D inductor.
- a semiconductor device having 3D inductor of the present invention includes a first substrate, a first transverse inductor, a longitudinal inductor, a second transverse inductor and a second substrate.
- the first substrate includes a first conductive pad and a second conductive pad.
- the first transverse inductor is located on the first substrate and includes a plurality of first inductor portions.
- the first inductor portions are arranged on the first substrate radially and each include a first exterior end and a first interior end. One of the first inductor portions is connected to the first conductive pad, and another one of the first inductor portions is connected to the second conductive pad.
- the longitudinal inductor is located on the first transverse inductor and includes a supportive layer and a plurality of exterior inductor portions and interior inductor portions.
- the supportive layer includes a plurality of exterior openings and interior openings, the exterior and interior inductor portions are located in the exterior and interior openings, respectively.
- the second transverse inductor is located on the longitudinal inductor and includes an insulation layer and a plurality of second inductor portions.
- the insulation layer includes a plurality of openings arranged radially.
- the second inductor portions are located in the openings, arranged radially and each include a second exterior end and a second interior end.
- Both ends of each of the exterior inductor portions are connected to the first exterior end of the first inductor portions and the second exterior end of the second inductor portions, respectively. Both ends of each of the interior inductor portions are connected to the first interior end of the first inductor portions and the second interior end of the second inductor portions, respectively.
- the exterior and interior inductor portions connected to the same second inductor portion are connected to two of the adjacent first inductor portions, respectively.
- the second substrate is located on the second transverse inductor.
- a method of manufacturing a semiconductor device having 3D inductor of the present invention includes steps of: forming a first transverse inductor on a first substrate, the first substrate includes a first conductive pad and a second conductive pad, the first transverse inductor includes a plurality of first inductor portions which are arranged on the first substrate radially and each include a first exterior end and a first interior end, one of the first inductor portions is connected to the first conductive pad, and another one of the first inductor portions is connected to the second conductive pad; forming a second transverse inductor on a second substrate, the second transverse inductor includes an insulation layer and a plurality of second inductor portions, the insulation layer is formed on the second substrate and includes a plurality of openings arranged radially, the second inductor portions are formed in the openings, arranged radially and each include a second exterior end and a second interior end; forming a longitudinal inductor on the second transverse inductor, the longitudinal inductor
- the first transverse inductor is formed on the first substrate
- the second transverse inductor and the longitudinal inductor are formed on the second substrate.
- the first transverse inductor, the longitudinal inductor and the second transverse inductor compose a 3D inductor which has a higher inductance because of cross-section area increment.
- FIG. 1 is a flowchart illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 2 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 3 is a top view diagram of FIG. 2 .
- FIG. 4 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 5 is a cross-section view diagram of FIG. 4 taken along line A-A.
- FIG. 6 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 7 is a top view diagram of FIG. 6 .
- FIG. 8 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 9 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 10 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 11 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 12 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 13 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 14 is a cross-section view diagram of FIG. 13 taken along line B-B.
- FIG. 15 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 16 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 17 is a cross-section view diagram of FIG. 16 taken along line C-C.
- FIG. 18 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention.
- FIG. 19 is a cross-section view diagram of FIG. 18 taken along line D-D.
- FIG. 20 is a cross-section view diagram of FIG. 18 taken along line E-E.
- a method 10 of manufacturing a semiconductor device having 3D inductor in accordance with one embodiment of the present invention includes a step 11 of forming first transverse inductor on first substrate, a step 12 of forming second transverse inductor on second substrate, a step 13 of forming longitudinal inductor on second transverse inductor and a step 14 of bonding longitudinal inductor and first transverse inductor.
- the steps 12 and 13 also can be processed before the step 11 , the priority order of the steps 11 and 12 are not limited in the present invention.
- a first transverse inductor 200 is formed on a first substrate 100 firstly.
- the first substrate 100 includes a first conductive pad 110 and a second conductive pad 120 which are revealed on a surface of the substrate 100 .
- the first transverse inductor 200 includes a plurality of first inductor portions 210 which are formed on the substrate 100 radially. One of the first inductor portions 210 is connected to the first conductive pad 110 , and another one of the first inductor portions 210 is connected to the second conductive pad 120 .
- the first inductor portions 210 may be formed by etching a metal layer on the first substrate 100 or depositing metals on the first substrate 100 through a patterned photoresist.
- the first inductor portions 210 each include a first exterior end 211 and a first interior end 212 .
- a width WO 1 of the first exterior end 211 is larger than a width WI 1 of the first interior end 212
- a distance DO 1 between two of the adjacent first exterior ends 211 is larger than a distance DI 1 between two of the adjacent first interior ends 212 .
- the width of the first inductor portions 210 is decreased gradually from the first exterior end 211 to the first interior end 212 .
- the first inductor portions 210 may be arranged on the first substrate 100 annularly and two of the adjacent first inductor portions 210 are connected to the first conductive pad 110 and the second conductive pad 120 , respectively. In this embodiment, two of the adjacent first inductor portions 210 are connected to the first conductive pad 110 and the second conductive pad 120 , respectively, through their first exterior ends 211 .
- a protective layer 300 may be formed on the first transverse inductor 200 .
- the protective layer 300 is provided to cover the first substrate 100 and the first transverse inductor 200 and includes a plurality of first exposing openings 310 and second exposing openings 320 .
- the first exterior end 211 and the first interior end 212 of the first inductor portions 210 are exposed by the first exposing openings 310 and the second exposing openings 320 , respectively.
- a second transverse inductor 500 is formed on a second substrate 400 .
- the second transverse inductor 500 includes a plurality of second inductor portions 510 and an insulation layer 520 ( FIGS. 6 and 7 omit the insulation layer 520 ).
- the insulation layer 520 is formed on the second substrate 400 and has a plurality of openings 521 arranged radially.
- the second inductor portions 510 are formed in the openings 521 , as a result, they are also arranged on the second substrate 400 radially.
- the insulation layer 520 may be a dry film photoresist applied to the second substrate 400 , the openings 521 may be formed on the dry film photoresist through pattern process, and the second inductor portions 510 may be formed by depositing metals in the openings 521 .
- the second inductor portions 510 each include a second exterior end 511 and a second interior end 512 .
- a width W 02 of the second exterior end 511 is larger than a width W 12 of the second interior end 512
- a distance DO 2 between two of the adjacent second exterior ends 511 is larger than a distance DI 2 between two of the adjacent second interior ends 512 .
- the width of the second inductor portions 510 is decreased gradually from the second exterior end 511 to the second interior end 512 .
- a longitudinal inductor 600 is formed on the second transverse inductor 500 and includes a supportive layer 630 and a plurality of exterior inductor portions 610 and interior inductor portions 620 .
- FIG. 10 omits the insulation layer 520 and the supportive layer 630 .
- the supportive layer 630 is formed on the second transverse inductor 500 and has a plurality of exterior openings 631 and interior openings 632 .
- the supportive layer 630 may be also a dry film photoresist applied to the second transverse inductor 500 , and the exterior openings 631 and the interior openings 632 may be formed through conventional pattern process.
- the exterior openings 631 and the interior openings 632 expose the second exterior end 511 and the second interior end 512 of the second inductor portions 510 , respectively.
- the exterior inductor portions 610 are formed in the exterior openings 631 to connect with the second exterior end 511 of the second inductor portions 510
- the interior inductor portions 620 are formed in the interior openings 632 at the same time to connect with the second interior end 512 of the second inductor portions 510 .
- a height HO of the exterior inductor portions 610 is substantially equal to a height HI of the interior inductor portions 620 , and the heights of the exterior inductor portions 610 and the interior inductor portions 620 are both greater than a height H of the second inductor portions 510 .
- the heights of the exterior inductor portions 610 and the interior inductor portions 620 range between 10 and 80 ⁇ m, and the height of the second inductor portions 510 ranges between 3 and 40 ⁇ m.
- the supportive layer 630 is formed by stacking two layers of dry film photoresist. First layer is applied to the second transverse inductor 500 , the exterior inductor portions 610 and the interior inductor portions 620 are formed through photoresist patterning and metal deposition processes. Next, second layer is applied to the first layer and photoresist patterning and metal deposition processes are performed again such that the exterior inductor portions 610 formed in two layers are connected with each other and the interior inductor portions 620 formed in two layers are also connected with each other.
- a solder layer 700 may be formed on the longitudinal inductor 600 .
- the solder layer 700 includes a plurality of exterior bonding portions 710 and interior bonding portions 720 .
- the exterior bonding portions 710 and the interior inductor portions 720 are connected to the exterior inductor portions 610 and the interior inductor portions 620 , respectively.
- the second substrate 400 having the second transverse inductor 500 and the longitudinal inductor 600 is flip bonded to the first substrate 100 having the first transverse inductor 200 such that the longitudinal inductor 600 is connected with the first transverse inductor 200 .
- the exterior inductor portions 610 and the interior inductor portions 620 are connected to the first exterior end 211 and the first interior end 211 of the first inductor portions 210 , respectively.
- FIGS. 15, 16 and 18 only show the first transverse inductor 200 , the longitudinal inductor 600 and the second transverse inductor 500 . Referring to FIG.
- both ends of each of the exterior inductor portions 610 are connected to the first exterior end 211 of the first inductor portions 210 and the second exterior end 511 of the second inductor portions 510 , respectively.
- both ends of each of the interior inductor portions 620 are connected to the first interior end 212 of the first inductor portions 210 and the second interior end 512 of the second inductor portions 510 , respectively.
- the first transverse inductor 200 has N+1 number of the first inductor portions 210
- the second transverse inductor 500 has N number of second inductor portions 510
- the longitudinal inductor 600 has N number of the exterior inductor portions 610 and N number of the interior inductor portions 620 .
- the first inductor portion 210 connected to the first conductive pad 110 is not connected to any exterior inductor portion
- the first inductor portion 210 connected to the second conductive pad 120 is not connected to any interior inductor portion.
- a 3D inductor consists of the first inductor portions 210 of the first transverse inductor 200 , the second inductor portions 510 of the second transverse inductor 500 , and the exterior inductor portions 610 and the interior inductor portions 620 of the longitudinal inductor 600 .
- Electric current may flow from the first conductive pad 110 to the second conductive pad 120 through the first inductor portions 210 , the exterior inductor portions 610 , the interior inductor portions 620 and the second inductor portions 510 .
- an intersection of the first inductor portion 210 and the second inductor portion 510 connected to the same exterior inductor portion 610 defines a first overlap area OA 1
- an intersection of the first inductor portion 210 and the second inductor portion 510 connected to the same interior inductor portion 620 defines a second overlap area OA 2 .
- the first overlap area OA 1 may be larger than the second overlap area OA 2 .
- each of the exterior bonding portions 710 is configured to connect the exterior inductor portion 610 and the first exterior end 211 of the first inductor portion 210 (as shown in FIG. 17 )
- each of the interior bonding portions 720 is configured to connect the interior inductor portion 620 and the first interior end 212 of the first inductor portion 210 (as shown in FIG. 19 )
- the exterior inductor 610 and the interior inductor portion 620 connected to the same second inductor portion 510 are connected to two of the adjacent first inductor portions 210 , respectively (as shown in FIG. 20 ).
- a semiconductor device having 3D inductor is manufactured by the method 10 of the present invention.
- the semiconductor device includes the first substrate 100 , the first transverse inductor 200 located on the first substrate 100 , the longitudinal inductor 600 located on the first transverse inductor 200 , the second transverse inductor 500 located on the longitudinal inductor 600 , and the second substrate 400 located on the second transverse inductor 500 .
- the protective layer 300 may be located between the first substrate 100 and the longitudinal inductor 600 .
- the first substrate 100 and the second substrate 400 are a circuit chip and a silicon wafer, respectively.
- a plurality of second transverse inductors 500 and longitudinal inductors 600 are formed on the silicon wafer.
- the silicon wafer becomes a plurality of units having one second transverse inductor 500 and one longitudinal inductor 600 .
- the semiconductor device having 3D inductor is formed by bonding the longitudinal inductor 600 to the first transverse inductor 200 .
- the longitudinal inductor on one substrate is bonded to the transverse inductor arranged on another substrate radially to form the 3D inductor through semiconductor bonding process such that miniaturized semiconductor device can have higher inductance.
Abstract
A semiconductor device having 3D inductor includes a first transverse inductor, a longitudinal inductor and a second transverse inductor. The first transverse inductor is formed on a first substrate, the second transverse inductor and the longitudinal inductor are formed on a second substrate. The second substrate is bonded to the first substrate to connect the first transverse inductor and the longitudinal inductor such that the first transverse inductor, the longitudinal inductor and the second transverse inductor compose a 3D inductor.
Description
- This invention relates to a semiconductor device, and more particularly to a semiconductor device having 3D inductor.
- Conventionally, 2D inductors are formed on a substrate of a semiconductor device. Increasing the size of the 2D inductors is required for sufficient inductance, but that also increase the size of the semiconductor device. For this reason, 2D inductors are incapable of meeting size requirements of miniaturized semiconductor device.
- The object of the present invention is to provide a semiconductor device having 3D inductor. Radial transverse inductors on two different substrates are connected with each other by a longitudinal inductor to form a 3D inductor.
- A semiconductor device having 3D inductor of the present invention includes a first substrate, a first transverse inductor, a longitudinal inductor, a second transverse inductor and a second substrate. The first substrate includes a first conductive pad and a second conductive pad. The first transverse inductor is located on the first substrate and includes a plurality of first inductor portions. The first inductor portions are arranged on the first substrate radially and each include a first exterior end and a first interior end. One of the first inductor portions is connected to the first conductive pad, and another one of the first inductor portions is connected to the second conductive pad. The longitudinal inductor is located on the first transverse inductor and includes a supportive layer and a plurality of exterior inductor portions and interior inductor portions. The supportive layer includes a plurality of exterior openings and interior openings, the exterior and interior inductor portions are located in the exterior and interior openings, respectively. The second transverse inductor is located on the longitudinal inductor and includes an insulation layer and a plurality of second inductor portions. The insulation layer includes a plurality of openings arranged radially. The second inductor portions are located in the openings, arranged radially and each include a second exterior end and a second interior end. Both ends of each of the exterior inductor portions are connected to the first exterior end of the first inductor portions and the second exterior end of the second inductor portions, respectively. Both ends of each of the interior inductor portions are connected to the first interior end of the first inductor portions and the second interior end of the second inductor portions, respectively. The exterior and interior inductor portions connected to the same second inductor portion are connected to two of the adjacent first inductor portions, respectively. The second substrate is located on the second transverse inductor.
- A method of manufacturing a semiconductor device having 3D inductor of the present invention includes steps of: forming a first transverse inductor on a first substrate, the first substrate includes a first conductive pad and a second conductive pad, the first transverse inductor includes a plurality of first inductor portions which are arranged on the first substrate radially and each include a first exterior end and a first interior end, one of the first inductor portions is connected to the first conductive pad, and another one of the first inductor portions is connected to the second conductive pad; forming a second transverse inductor on a second substrate, the second transverse inductor includes an insulation layer and a plurality of second inductor portions, the insulation layer is formed on the second substrate and includes a plurality of openings arranged radially, the second inductor portions are formed in the openings, arranged radially and each include a second exterior end and a second interior end; forming a longitudinal inductor on the second transverse inductor, the longitudinal inductor includes a supportive layer and a plurality of exterior inductor portions and interior inductor portions, the supportive layer is formed on the second transverse inductor and includes a plurality of exterior openings and interior openings, the second exterior ends and the second interior ends of the second inductor portions are exposed by the exterior openings and the interior openings, respectively, the exterior inductor portions are formed in the exterior openings to connect to the second exterior end of the second inductor portions, and the interior inductor portions are formed in the interior openings to connect to the second interior end of the second inductor portions; and bonding the longitudinal inductor and the first transverse inductor, the exterior and interior inductor portions are connected to the first exterior end and first interior end of the first inductor portions, respectively; and the exterior and interior inductor portions connected to the same second inductor portion are connected to two of the adjacent first inductor portions, respectively.
- In the present invention, the first transverse inductor is formed on the first substrate, the second transverse inductor and the longitudinal inductor are formed on the second substrate. Through bonding the longitudinal inductor and the first transverse inductor, the first transverse inductor, the longitudinal inductor and the second transverse inductor compose a 3D inductor which has a higher inductance because of cross-section area increment.
-
FIG. 1 is a flowchart illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 2 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 3 is a top view diagram ofFIG. 2 . -
FIG. 4 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 5 is a cross-section view diagram ofFIG. 4 taken along line A-A. -
FIG. 6 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 7 is a top view diagram ofFIG. 6 . -
FIG. 8 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 9 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 10 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 11 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 12 is a cross-section view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 13 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 14 is a cross-section view diagram ofFIG. 13 taken along line B-B. -
FIG. 15 is a schematic perspective diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 16 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 17 is a cross-section view diagram ofFIG. 16 taken along line C-C. -
FIG. 18 is a schematic top view diagram illustrating a method of manufacturing a semiconductor device in accordance with one embodiment of the present invention. -
FIG. 19 is a cross-section view diagram ofFIG. 18 taken along line D-D. -
FIG. 20 is a cross-section view diagram ofFIG. 18 taken along line E-E. - With reference to
FIG. 1 , amethod 10 of manufacturing a semiconductor device having 3D inductor in accordance with one embodiment of the present invention is disclosed. Themethod 10 includes astep 11 of forming first transverse inductor on first substrate, astep 12 of forming second transverse inductor on second substrate, astep 13 of forming longitudinal inductor on second transverse inductor and astep 14 of bonding longitudinal inductor and first transverse inductor. Thesteps step 11, the priority order of thesteps - With reference to
FIGS. 2, 3 and 5 , a firsttransverse inductor 200 is formed on afirst substrate 100 firstly. Thefirst substrate 100 includes a firstconductive pad 110 and a secondconductive pad 120 which are revealed on a surface of thesubstrate 100. The firsttransverse inductor 200 includes a plurality offirst inductor portions 210 which are formed on thesubstrate 100 radially. One of thefirst inductor portions 210 is connected to the firstconductive pad 110, and another one of thefirst inductor portions 210 is connected to the secondconductive pad 120. Thefirst inductor portions 210 may be formed by etching a metal layer on thefirst substrate 100 or depositing metals on thefirst substrate 100 through a patterned photoresist. - With reference to
FIGS. 2 and 3 , thefirst inductor portions 210 each include a firstexterior end 211 and a firstinterior end 212. Preferably, a width WO1 of the firstexterior end 211 is larger than a width WI1 of the firstinterior end 212, and a distance DO1 between two of the adjacentfirst exterior ends 211 is larger than a distance DI1 between two of the adjacentfirst interior ends 212. In this embodiment, the width of thefirst inductor portions 210 is decreased gradually from the firstexterior end 211 to the firstinterior end 212. - With reference to
FIGS. 2, 3 and 5 , thefirst inductor portions 210 may be arranged on thefirst substrate 100 annularly and two of the adjacentfirst inductor portions 210 are connected to the firstconductive pad 110 and the secondconductive pad 120, respectively. In this embodiment, two of the adjacentfirst inductor portions 210 are connected to the firstconductive pad 110 and the secondconductive pad 120, respectively, through theirfirst exterior ends 211. - With reference to
FIGS. 4 and 5 , next, aprotective layer 300 may be formed on the firsttransverse inductor 200. Theprotective layer 300 is provided to cover thefirst substrate 100 and the firsttransverse inductor 200 and includes a plurality of firstexposing openings 310 and secondexposing openings 320. The firstexterior end 211 and the firstinterior end 212 of thefirst inductor portions 210 are exposed by the firstexposing openings 310 and the secondexposing openings 320, respectively. - With reference to
FIGS. 6 to 9 , a secondtransverse inductor 500 is formed on asecond substrate 400. The secondtransverse inductor 500 includes a plurality ofsecond inductor portions 510 and an insulation layer 520 (FIGS. 6 and 7 omit the insulation layer 520). Theinsulation layer 520 is formed on thesecond substrate 400 and has a plurality ofopenings 521 arranged radially. Thesecond inductor portions 510 are formed in theopenings 521, as a result, they are also arranged on thesecond substrate 400 radially. Theinsulation layer 520 may be a dry film photoresist applied to thesecond substrate 400, theopenings 521 may be formed on the dry film photoresist through pattern process, and thesecond inductor portions 510 may be formed by depositing metals in theopenings 521. - With reference to
FIG. 7 , thesecond inductor portions 510 each include a secondexterior end 511 and a secondinterior end 512. Preferably, a width W02 of the secondexterior end 511 is larger than a width W12 of the secondinterior end 512, and a distance DO2 between two of the adjacent second exterior ends 511 is larger than a distance DI2 between two of the adjacent second interior ends 512. In this embodiment, the width of thesecond inductor portions 510 is decreased gradually from the secondexterior end 511 to the secondinterior end 512. - With reference to
FIGS. 10 to 12 , alongitudinal inductor 600 is formed on the secondtransverse inductor 500 and includes asupportive layer 630 and a plurality ofexterior inductor portions 610 andinterior inductor portions 620. Please note thatFIG. 10 omits theinsulation layer 520 and thesupportive layer 630. Thesupportive layer 630 is formed on the secondtransverse inductor 500 and has a plurality ofexterior openings 631 andinterior openings 632. Thesupportive layer 630 may be also a dry film photoresist applied to the secondtransverse inductor 500, and theexterior openings 631 and theinterior openings 632 may be formed through conventional pattern process. Theexterior openings 631 and theinterior openings 632 expose the secondexterior end 511 and the secondinterior end 512 of thesecond inductor portions 510, respectively. Through metal deposition, theexterior inductor portions 610 are formed in theexterior openings 631 to connect with the secondexterior end 511 of thesecond inductor portions 510, and theinterior inductor portions 620 are formed in theinterior openings 632 at the same time to connect with the secondinterior end 512 of thesecond inductor portions 510. - With reference to
FIG. 12 , a height HO of theexterior inductor portions 610 is substantially equal to a height HI of theinterior inductor portions 620, and the heights of theexterior inductor portions 610 and theinterior inductor portions 620 are both greater than a height H of thesecond inductor portions 510. Preferably, the heights of theexterior inductor portions 610 and theinterior inductor portions 620 range between 10 and 80 μm, and the height of thesecond inductor portions 510 ranges between 3 and 40 μm. - In other embodiments, the
supportive layer 630 is formed by stacking two layers of dry film photoresist. First layer is applied to the secondtransverse inductor 500, theexterior inductor portions 610 and theinterior inductor portions 620 are formed through photoresist patterning and metal deposition processes. Next, second layer is applied to the first layer and photoresist patterning and metal deposition processes are performed again such that theexterior inductor portions 610 formed in two layers are connected with each other and theinterior inductor portions 620 formed in two layers are also connected with each other. - With reference to
FIGS. 13 and 14 , asolder layer 700 may be formed on thelongitudinal inductor 600. Thesolder layer 700 includes a plurality ofexterior bonding portions 710 andinterior bonding portions 720. Theexterior bonding portions 710 and theinterior inductor portions 720 are connected to theexterior inductor portions 610 and theinterior inductor portions 620, respectively. - With reference to
FIGS. 15 to 20 , thesecond substrate 400 having the secondtransverse inductor 500 and thelongitudinal inductor 600 is flip bonded to thefirst substrate 100 having the firsttransverse inductor 200 such that thelongitudinal inductor 600 is connected with the firsttransverse inductor 200. Further, theexterior inductor portions 610 and theinterior inductor portions 620 are connected to the firstexterior end 211 and the firstinterior end 211 of thefirst inductor portions 210, respectively. Please note thatFIGS. 15, 16 and 18 only show the firsttransverse inductor 200, thelongitudinal inductor 600 and the secondtransverse inductor 500. Referring toFIG. 17 , both ends of each of theexterior inductor portions 610 are connected to the firstexterior end 211 of thefirst inductor portions 210 and the secondexterior end 511 of thesecond inductor portions 510, respectively. Referring toFIG. 19 , both ends of each of theinterior inductor portions 620 are connected to the firstinterior end 212 of thefirst inductor portions 210 and the secondinterior end 512 of thesecond inductor portions 510, respectively. - With reference to
FIG. 15 , preferably, the firsttransverse inductor 200 has N+1 number of thefirst inductor portions 210, the secondtransverse inductor 500 has N number ofsecond inductor portions 510, and thelongitudinal inductor 600 has N number of theexterior inductor portions 610 and N number of theinterior inductor portions 620. As shown inFIGS. 17 and 19 , thefirst inductor portion 210 connected to the firstconductive pad 110 is not connected to any exterior inductor portion, and thefirst inductor portion 210 connected to the secondconductive pad 120 is not connected to any interior inductor portion. A 3D inductor consists of thefirst inductor portions 210 of the firsttransverse inductor 200, thesecond inductor portions 510 of the secondtransverse inductor 500, and theexterior inductor portions 610 and theinterior inductor portions 620 of thelongitudinal inductor 600. Electric current may flow from the firstconductive pad 110 to the secondconductive pad 120 through thefirst inductor portions 210, theexterior inductor portions 610, theinterior inductor portions 620 and thesecond inductor portions 510. - With reference to
FIGS. 15 and 16 , an intersection of thefirst inductor portion 210 and thesecond inductor portion 510 connected to the sameexterior inductor portion 610 defines a first overlap area OA1, and an intersection of thefirst inductor portion 210 and thesecond inductor portion 510 connected to the sameinterior inductor portion 620 defines a second overlap area OA2. The first overlap area OA1 may be larger than the second overlap area OA2. - When the
longitudinal inductor 600 is bonded to the firsttransverse inductor 200 by thesolder layer 700, each of theexterior bonding portions 710 is configured to connect theexterior inductor portion 610 and the firstexterior end 211 of the first inductor portion 210 (as shown inFIG. 17 ), each of theinterior bonding portions 720 is configured to connect theinterior inductor portion 620 and the firstinterior end 212 of the first inductor portion 210 (as shown inFIG. 19 ), and theexterior inductor 610 and theinterior inductor portion 620 connected to the samesecond inductor portion 510 are connected to two of the adjacentfirst inductor portions 210, respectively (as shown inFIG. 20 ). - With reference to
FIGS. 15, 17 and 19 , a semiconductor device having 3D inductor is manufactured by themethod 10 of the present invention. The semiconductor device includes thefirst substrate 100, the firsttransverse inductor 200 located on thefirst substrate 100, thelongitudinal inductor 600 located on the firsttransverse inductor 200, the secondtransverse inductor 500 located on thelongitudinal inductor 600, and thesecond substrate 400 located on the secondtransverse inductor 500. Theprotective layer 300 may be located between thefirst substrate 100 and thelongitudinal inductor 600. - In this embodiment, the
first substrate 100 and thesecond substrate 400 are a circuit chip and a silicon wafer, respectively. A plurality of secondtransverse inductors 500 andlongitudinal inductors 600 are formed on the silicon wafer. Through grinding and sawing processes, the silicon wafer becomes a plurality of units having one secondtransverse inductor 500 and onelongitudinal inductor 600. The semiconductor device having 3D inductor is formed by bonding thelongitudinal inductor 600 to the firsttransverse inductor 200. - The longitudinal inductor on one substrate is bonded to the transverse inductor arranged on another substrate radially to form the 3D inductor through semiconductor bonding process such that miniaturized semiconductor device can have higher inductance.
- While this invention has been particularly illustrated and described in detail with respect to the preferred embodiments thereof, it will be clearly understood by those skilled in the art that is not limited to the specific features shown and described and various modified and changed in form and details may be made without departing from the spirit and scope of this invention.
Claims (18)
1. A semiconductor device, comprising:
a first substrate including a first conductive pad and a second conductive pad;
a first transverse inductor located on the first substrate and including a plurality of first inductor portions, the first inductor portions are arranged on the first substrate radially and each include a first exterior end and a first interior end, wherein one of the first inductor portions is connected to the first conductive pad, and another one of the first inductor portions is connected to the second conductive pad;
a longitudinal inductor located on the first transverse inductor and including a supportive layer, a plurality of exterior inductor portions and a plurality of interior inductor portions, the supportive layer includes a plurality of exterior openings and a plurality of interior openings, the exterior and interior inductor portions are located in the exterior and interior openings, respectively;
a second transverse inductor located on the longitudinal inductor and including an insulation layer and a plurality of second inductor portions, the insulation layer includes a plurality of openings arranged radially, the second inductor portions are located in the openings, arranged radially and each include a second exterior end and a second interior end, wherein both ends of each of the exterior inductor portions are connected to the first exterior end of the first inductor portions and the second exterior end of the second inductor portions, respectively, both ends of each of the interior inductor portions are connected to the first interior end of the first inductor portions and the second interior end of the second inductor portions, respectively, and the exterior and interior inductor portions connected to the same second inductor portion are connected to two of the adjacent first inductor portions, respectively; and
a second substrate located on the second transverse inductor.
2. The semiconductor device in accordance with claim 1 , wherein two of the adjacent first inductor portions are connected to the first and second conductive pads, respectively.
3. The semiconductor device in accordance with claim 1 , wherein two of the adjacent first inductor portions are connected to the first and second conductive pads, respectively, through the first exterior end.
4. The semiconductor device in accordance with claim 1 , wherein an intersection of the first and second inductor portions connected to the same exterior inductor portion defines a first overlap area, an intersection of the first and second inductor portions connected to the same interior inductor portion defines a second overlap area, and the first overlap area is larger than the second overlap area.
5. The semiconductor device in accordance with claim 1 , wherein a width of the first exterior end is larger than a width of the first interior end, and a width of the second exterior end is larger than a width of the second interior end.
6. The semiconductor device in accordance with claim 1 , wherein a distance between the first exterior ends of two of the adjacent first inductor portions is larger than a distance between the first interior ends of two of the adjacent first inductor portions.
7. The semiconductor device in accordance with claim 1 , wherein a height of the exterior inductor portions is substantially equal to a height of the interior inductor portions and higher than a height of the second inductor portions.
8. The semiconductor device in accordance with claim 1 further comprising a solder layer including a plurality of exterior bonding portions and a plurality of interior bonding portions, wherein the exterior bonding portions are connected to the exterior inductor portions and the first exterior end of the first inductor portions, and the interior bonding portions are connected to the interior inductor portions and the first interior end of the first inductor portions.
9. The semiconductor device in accordance with claim 1 further comprising a protective layer located between the first substrate and the longitudinal inductor and including a plurality of first exposing openings and a plurality of second exposing openings, wherein the first exterior end and the first interior end of the first inductor portions are exposed by the first exposing openings and the second exposing openings, respectively.
10. A method of manufacturing a semiconductor device, comprising:
forming a first transverse inductor on a first substrate, the first substrate includes a first conductive pad and a second conductive pad, the first transverse inductor includes a plurality of first inductor portions which are formed on the first substrate radially and each include a first exterior end and a first interior end, wherein one of the first inductor portions is connected to the first conductive pad and another one of the first inductor portions is connected to the second conductive pad;
forming a second transverse inductor on a second substrate, the second transverse inductor includes an insulation layer and a plurality of second inductor portions, the insulation layer is formed on the second substrate and includes a plurality of openings arranged radially; the second inductor portions are formed in the openings, arranged radially and each include a second exterior end and a second interior end;
forming a longitudinal inductor on the second transverse inductor, the longitudinal inductor includes a supportive layer, a plurality of exterior inductor portions and a plurality of interior inductor portions, the supportive layer is formed on the second transverse inductor and includes a plurality of exterior openings and a plurality of interior openings, the second exterior end and the second interior end of the second inductor portions are exposed by the exterior openings and the interior openings, respectively, the exterior inductor portions are formed in the exterior openings to connect to the second exterior end of the second inductor portions, and the interior inductor portions are formed in the interior openings to connect to the second interior end of the second inductor portions; and
bonding the longitudinal inductor and the first transverse inductor, the exterior inductor portions and the interior inductor portions are connected to the first exterior end and the first interior end of the first inductor portions, respectively, wherein the exterior and interior inductor portions connected to the same second inductor portion are connected to two of the adjacent first inductor portions, respectively.
11. The manufacturing method in accordance with claim 10 , wherein two of the adjacent first inductor portions are connected to the first and second conductive pads, respectively.
12. The manufacturing method in accordance with claim 10 , wherein two of the adjacent first inductor portions are connected to the first and second conductive pads, respectively, through the first exterior end.
13. The manufacturing method in accordance with claim 10 , wherein an intersection of the first and second inductor portions connected to the same exterior inductor portion defines a first overlap area, an intersection of the first and second inductor portions connected to the same interior inductor portion defines a second overlap area, and the first overlap area is larger than the second overlap area.
14. The manufacturing method in accordance with claim 10 , wherein a width of the first exterior end is larger than a width of the first interior end, and a width of the second exterior end is larger than a width of the second interior end.
15. The manufacturing method in accordance with claim 10 , wherein a distance between the first exterior ends of two of the adjacent first inductor portions is larger than a distance between the first interior ends of two of the adjacent first inductor portions.
16. The manufacturing method in accordance with claim 10 , wherein a height of the exterior inductor portions is substantially equal to a height of the interior inductor portions and higher than a height of the second inductor portions.
17. The manufacturing method in accordance with claim 10 , wherein a solder layer is formed on the longitudinal inductor after forming the longitudinal inductor, the solder layer includes a plurality of exterior bonding portions and a plurality of interior bonding portions, wherein when bonding the longitudinal inductor and the first transverse inductor, the exterior bonding portions are configured to connect the exterior inductor portions and the first exterior end of the first inductor portions, and the interior bonding portions are configured to connect the interior inductor portions and the first interior end of the first inductor portions.
18. The manufacturing method in accordance with claim 10 , wherein a protective layer is formed on the first transverse inductor after forming the first transverse inductor, the protective layer includes a plurality of first exposing openings and a plurality of second exposing openings, the first exterior end and the first interior end of the first inductor portions are exposed by the first exposing openings and the second exposing openings, respectively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/885,461 US11056555B2 (en) | 2019-02-19 | 2020-05-28 | Semiconductor device having 3D inductor and method of manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW108105447 | 2019-02-19 | ||
TW108105447A TWI723343B (en) | 2019-02-19 | 2019-02-19 | Semiconductor structure having 3d inductor and manufacturing method thereof |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/885,461 Division US11056555B2 (en) | 2019-02-19 | 2020-05-28 | Semiconductor device having 3D inductor and method of manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200266262A1 true US20200266262A1 (en) | 2020-08-20 |
Family
ID=66379830
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/401,736 Abandoned US20200266262A1 (en) | 2019-02-19 | 2019-05-02 | Semiconductor device having 3d inductor and method of manufacturing the same |
US16/885,461 Active US11056555B2 (en) | 2019-02-19 | 2020-05-28 | Semiconductor device having 3D inductor and method of manufacturing the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/885,461 Active US11056555B2 (en) | 2019-02-19 | 2020-05-28 | Semiconductor device having 3D inductor and method of manufacturing the same |
Country Status (6)
Country | Link |
---|---|
US (2) | US20200266262A1 (en) |
EP (1) | EP3699937A1 (en) |
JP (1) | JP2020136649A (en) |
KR (1) | KR102228427B1 (en) |
CN (2) | CN209804650U (en) |
TW (1) | TWI723343B (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070108551A1 (en) * | 2003-05-27 | 2007-05-17 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20130127578A1 (en) * | 2011-09-28 | 2013-05-23 | Chipbond Technology Corporation | Method for fabricating a three-dimensional inductor carrier with metal core and structure thereof |
US20170339791A1 (en) * | 2015-02-06 | 2017-11-23 | Murata Manufacturing Co., Ltd. | Module |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002289436A (en) | 2001-03-28 | 2002-10-04 | Niigata Seimitsu Kk | Inductance element |
US6841847B2 (en) * | 2002-09-04 | 2005-01-11 | Chartered Semiconductor Manufacturing, Ltd. | 3-D spiral stacked inductor on semiconductor material |
KR100723032B1 (en) * | 2005-10-19 | 2007-05-30 | 삼성전자주식회사 | High efficiency inductor, method for fabricating the inductor and packaging structure using the inductor |
EP2109867A4 (en) * | 2007-01-11 | 2014-12-24 | Keyeye Comm | Wideband planar transformer |
JP2009038297A (en) | 2007-08-03 | 2009-02-19 | Asahi Kasei Electronics Co Ltd | Semiconductor device |
JP2009246159A (en) | 2008-03-31 | 2009-10-22 | Fuji Electric Device Technology Co Ltd | Multiple output magnetic induction unit, and multiple output micro power converter having the same |
JP2012178391A (en) | 2011-02-25 | 2012-09-13 | Renesas Electronics Corp | Semiconductor device |
US8610247B2 (en) * | 2011-12-30 | 2013-12-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for a transformer with magnetic features |
US9105627B2 (en) * | 2011-11-04 | 2015-08-11 | International Business Machines Corporation | Coil inductor for on-chip or on-chip stack |
KR101388840B1 (en) * | 2012-08-28 | 2014-04-23 | 삼성전기주식회사 | Substrate with built-in electronic component |
US20140327510A1 (en) | 2013-05-06 | 2014-11-06 | Qualcomm Incorporated | Electronic device having asymmetrical through glass vias |
JP6323213B2 (en) * | 2014-06-26 | 2018-05-16 | 株式会社村田製作所 | Coil module |
US10796835B2 (en) * | 2015-08-24 | 2020-10-06 | Qorvo Us, Inc. | Stacked laminate inductors for high module volume utilization and performance-cost-size-processing-time tradeoff |
US10170232B2 (en) | 2015-11-03 | 2019-01-01 | Qualcomm Incorporated | Toroid inductor with reduced electromagnetic field leakage |
TWM580254U (en) * | 2019-02-19 | 2019-07-01 | 頎邦科技股份有限公司 | Semiconductor structure having 3D inductor |
-
2019
- 2019-02-19 TW TW108105447A patent/TWI723343B/en active
- 2019-03-25 JP JP2019056982A patent/JP2020136649A/en active Pending
- 2019-04-25 KR KR1020190048669A patent/KR102228427B1/en active IP Right Grant
- 2019-04-26 CN CN201920586926.1U patent/CN209804650U/en active Active
- 2019-04-26 CN CN201910344515.6A patent/CN111584463A/en active Pending
- 2019-05-02 US US16/401,736 patent/US20200266262A1/en not_active Abandoned
- 2019-05-02 EP EP19172358.4A patent/EP3699937A1/en not_active Withdrawn
-
2020
- 2020-05-28 US US16/885,461 patent/US11056555B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070108551A1 (en) * | 2003-05-27 | 2007-05-17 | Megica Corporation | High performance system-on-chip inductor using post passivation process |
US20130127578A1 (en) * | 2011-09-28 | 2013-05-23 | Chipbond Technology Corporation | Method for fabricating a three-dimensional inductor carrier with metal core and structure thereof |
US20170339791A1 (en) * | 2015-02-06 | 2017-11-23 | Murata Manufacturing Co., Ltd. | Module |
Also Published As
Publication number | Publication date |
---|---|
CN111584463A (en) | 2020-08-25 |
US20200295123A1 (en) | 2020-09-17 |
KR20200101817A (en) | 2020-08-28 |
US11056555B2 (en) | 2021-07-06 |
JP2020136649A (en) | 2020-08-31 |
KR102228427B1 (en) | 2021-03-16 |
TW202032800A (en) | 2020-09-01 |
CN209804650U (en) | 2019-12-17 |
TWI723343B (en) | 2021-04-01 |
EP3699937A1 (en) | 2020-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8211789B2 (en) | Manufacturing method of a bump structure having a reinforcement member | |
US20070035020A1 (en) | Semiconductor Apparatus and Semiconductor Module | |
US20120211884A1 (en) | Wafer chip scale package connection scheme | |
US20220384376A1 (en) | Package structure of semiconductor device with improved bonding between the substrates | |
US9941220B2 (en) | Integrated circuit | |
US10431565B1 (en) | Wafer edge partial die engineered for stacked die yield | |
US8173539B1 (en) | Method for fabricating metal redistribution layer | |
US20140061906A1 (en) | Semiconductor structure | |
CN101320726B (en) | Semiconductor device doped with magnetic powder and manufacturing method thereof | |
CN109712941A (en) | Substrat structure, the semiconductor package comprising substrat structure, and the semiconductor technology of manufacture semiconductor package | |
US11056555B2 (en) | Semiconductor device having 3D inductor and method of manufacturing the same | |
TWI607539B (en) | Chip package and manufacturing method thereof | |
US20130049230A1 (en) | Stacking method and stacking carrier | |
JP2008270465A (en) | Method of manufacturing micro transformer | |
US20060030083A1 (en) | Semiconductor device and fabricating method thereof | |
CN101308829B (en) | Semiconductor device and method for manufacturing BOAC/COA | |
CN110690129B (en) | Three-dimensional heterogeneous stacking method with anti-overflow tin structure | |
US9761555B2 (en) | Passive component structure and manufacturing method thereof | |
US11164830B2 (en) | Semiconductor chip and method of processing a semiconductor chip | |
KR100936070B1 (en) | Manufacturing method for wafer stack | |
JP2008210828A (en) | Semiconductor device and its manufacturing process | |
KR102528067B1 (en) | Power device and method of manufacturing the same | |
JP2005064193A (en) | Semiconductor device and its manufacturing method | |
WO2020199036A1 (en) | Inductive wiring architecture, integrated circuit, and communication device | |
JP2006186037A (en) | Inductor chip, its manufacturing method, and packaging method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CHIPBOND TECHNOLOGY CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHIH, CHENG-HUNG;YANG, NIAN-CIH;CHEN, YI-CHENG;AND OTHERS;REEL/FRAME:049074/0716 Effective date: 20190429 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |