US20200266151A1 - Electronic package structure - Google Patents

Electronic package structure Download PDF

Info

Publication number
US20200266151A1
US20200266151A1 US16/563,962 US201916563962A US2020266151A1 US 20200266151 A1 US20200266151 A1 US 20200266151A1 US 201916563962 A US201916563962 A US 201916563962A US 2020266151 A1 US2020266151 A1 US 2020266151A1
Authority
US
United States
Prior art keywords
printed circuit
package structure
electronic package
circuit board
hollow chamber
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US16/563,962
Inventor
Jen-Yi Chen
Chao-Sen Chang
Shen-Hang Wei
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Merry Electronics Shenzhen Co Ltd
Original Assignee
Merry Electronics Shenzhen Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Merry Electronics Shenzhen Co Ltd filed Critical Merry Electronics Shenzhen Co Ltd
Priority to US16/563,962 priority Critical patent/US20200266151A1/en
Assigned to MERRY ELECTRONICS (SHENZHEN) CO., LTD. reassignment MERRY ELECTRONICS (SHENZHEN) CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHANG, CHAO-SEN, CHEN, JEN-YI, WEI, SHEN-HANG
Publication of US20200266151A1 publication Critical patent/US20200266151A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/008—MEMS characterised by an electronic circuit specially adapted for controlling or driving the same
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01L—MEASURING FORCE, STRESS, TORQUE, WORK, MECHANICAL POWER, MECHANICAL EFFICIENCY, OR FLUID PRESSURE
    • G01L5/00—Apparatus for, or methods of, measuring force, work, mechanical power, or torque, specially adapted for specific purposes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R19/00—Electrostatic transducers
    • H04R19/005—Electrostatic transducers using semiconductor materials
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R19/00—Electrostatic transducers
    • H04R19/04—Microphones
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R31/00—Apparatus or processes specially adapted for the manufacture of transducers or diaphragms therefor
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2201/00—Specific applications of microelectromechanical systems
    • B81B2201/02—Sensors
    • B81B2201/0257—Microphones or microspeakers
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B2207/00—Microstructural systems or auxiliary parts thereof
    • B81B2207/07—Interconnects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48265—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73227—Wire and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73259—Bump and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73267—Layer and HDI connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92162—Sequential connecting processes the first connecting process involving a wire connector
    • H01L2224/92164—Sequential connecting processes the first connecting process involving a wire connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92222—Sequential connecting processes the first connecting process involving a bump connector
    • H01L2224/92224—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R1/00—Details of transducers, loudspeakers or microphones
    • H04R1/02—Casings; Cabinets ; Supports therefor; Mountings therein
    • H04R1/04—Structural association of microphone with electric circuitry therefor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R1/00—Details of transducers, loudspeakers or microphones
    • H04R1/06—Arranging circuit leads; Relieving strain on circuit leads
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
    • H04R2201/00—Details of transducers, loudspeakers or microphones covered by H04R1/00 but not provided for in any of its subgroups
    • H04R2201/003—Mems transducers or their use

Definitions

  • the present disclosure relates to an electrical device package structure, and more particular to a package structure including a microphone component.
  • the present invention provides an electronic package structure to deal with the needs of the prior art problems.
  • an electronic package structure includes a first printed circuit board, a second printed circuit board and first space columns.
  • the first printed circuit board has a first surface and a through hole.
  • the second printed circuit board has a second surface facing the first surface.
  • Each first space column is interconnected between the first surface and the second surface.
  • An encapsulation layer is filled between the first and second printed circuit boards and among the first space columns so as to define a hollow chamber.
  • a MEMS microphone component located within the hollow chamber is located on the first surface and aligned with the through hole.
  • a sensing component is located within the hollow chamber.
  • the first space columns are electrically-insulated columns.
  • the electronic package structure further includes at least one electrically-conductive column located within the hollow chamber and interconnected between the first and second printed circuit boards.
  • the electronic package structure further includes at least one acoustic signal processing component located within the hollow chamber and located on the first surface, wherein the acoustic signal processing component is electrically connected to the second printed circuit board via the electrically-conductive column.
  • the electrically-conductive column is closer to the acoustic signal processing component than the first space columns.
  • the electronic package structure further includes at least one second space column within the hollow chamber and interconnected between the first surface and the second surface.
  • the second space column is not covered by the encapsulation layer.
  • the electronic package structure further includes at least one integrated circuit component located within the hollow chamber and not covered by the encapsulation layer.
  • the electronic package structure further includes at least one integrated circuit component located within the hollow chamber and covered by the encapsulation layer.
  • the electronic package structure further includes at least one integrated circuit component located on the second printed circuit board and covered by the encapsulation layer, and the second printed circuit board has an area greater than that of the first printed circuit board.
  • the first printed circuit board has a third surface opposite to the first surface, and the encapsulation layer covers the third surface but exposes the through hole.
  • the sensing component is located on the second surface of the second printed circuit board.
  • the MEMS microphone component and the sensing component are not covered by the encapsulation layer.
  • the electronic package structure disclosed herein utilizes two printed circuit boards and a space column to construct a hollow chamber, and installs a MEMS microphone component and/or a sensing component in the hollow chamber to maintain its operating parameters without being sealed by an encapsulation layer.
  • the space column or electrically-conductive column can be configured between two printed circuit boards as required such that the miniaturized package structure can simultaneously integrate the MEMS microphone component, the sensing component and/or other integrated circuit components on the two printed circuit boards.
  • FIG. 1 illustrates a cross-sectional view of an electronic package structure according to a first embodiment of the present disclosure
  • FIG. 2 illustrates a cross-sectional view of an electronic package structure according to a second embodiment of the present disclosure
  • FIG. 3 illustrates a cross-sectional view of an electronic package structure according to a third embodiment of the present disclosure
  • FIG. 4 illustrates a top view of an electronic package structure with an upper printed circuit board removed according to a fourth embodiment of the present disclosure
  • FIG. 5 illustrates a cross-sectional view of an electronic package structure according to a fifth embodiment of the present disclosure.
  • FIG. 6 illustrates a cross-sectional view of an electronic package structure according to a sixth embodiment of the present disclosure.
  • FIG. 1 illustrates a cross-sectional view of an electronic package structure according to a first embodiment of the present disclosure.
  • An electronic package structure 100 a includes a printed circuit board 104 , a printed circuit board 102 , space columns 108 a, an encapsulation layer 110 , a Micro-Electro-Mechanical System (MEMS) microphone component 106 and a sensing component 112 .
  • the printed circuit board 104 has a surface 104 a and a through hole 104 b.
  • the printed circuit board 102 has a surface 102 a facing the surface 104 a of the printed circuit board 104 .
  • Each space column 108 a is interconnected between the surface 102 a and the surface 104 a.
  • the encapsulation layer 110 is filled between the two printed circuit boards ( 102 , 104 ) and filled into gaps among the space columns 108 a such that a hollow chamber 132 is formed between the printed circuit boards ( 102 , 104 ) and the space columns 108 a.
  • the MEMS microphone component 106 is located within the hollow chamber 132 and secured to the surface 104 a and aligned with the through hole 104 b.
  • the sensing component 112 can be, for example, an inertial sensor, a pressure sensor, or the like, and secured to the surface 102 a within the hollow chamber 132 .
  • the two printed circuit boards ( 102 , 104 ) are substantially parallel to each other, but are not limited thereto.
  • the MEMS microphone component 106 and the sensing component 112 are located within the hollow chamber 132 and thus free from the erosion of outer water and gas without being covered or sealed by the encapsulation layer.
  • the MEMS microphone component 106 is positioned aligned with the through hole 104 b.
  • the MEMS microphone component 106 has its operating parameters (such as the operating parameters of its diaphragm 106 a ) not recalibrated because of not being covered or sealed by the encapsulation layer.
  • the sensing component 112 also has its operating parameters (such as the operating parameters for measuring inertial motion) not recalibrated because of not being covered or sealed by the encapsulation layer.
  • each space column 108 a is an electrically-insulated column that is covered by or embedded within the encapsulation layer 110 , but not limited thereto, for example, the space column 108 a may be an electrically-conductive column.
  • a space column 108 b may be located within the hollow chamber 132 and not covered by or embedded within the encapsulation layer 110 .
  • the space column 108 b can be an electrically-insulated column interconnected between the surface 102 a and the surface 104 a.
  • At least one electrically-conductive column 116 may be located within the hollow chamber 132 and electrically connected between the printed circuit boards ( 102 , 104 ), for example, the electrically-conductive column 116 is interconnected between a conductive route 102 b of the printed circuit board 102 and a conductive route 104 c of the printed circuit board 104 .
  • the electrically-conductive column 116 is closer to the acoustic signal processing component 120 than the space columns 108 a such that acoustic signal processing component 120 is connected to the printed circuit board 102 by means of a shorter conductive route, i.e., via the electrically-conductive column 116 .
  • At least one acoustic signal processing component 120 is located in the hollow chamber 132 and secured to the surface 104 a.
  • the acoustic signal processing component 120 is electrically connected to the printed circuit board 102 via the conductive route 104 c of the printed circuit board 104 and the electrically-conductive column 116 .
  • the acoustic signal processing component 120 is located between the electrically-conductive column 116 and the MEMS microphone component 106 , and electrically connected to the MEMS microphone component 106 and the printed circuit board 104 via metal wires.
  • another integrated circuit component 114 may be located within the hollow chamber 132 and not covered or sealed by the encapsulation layer 110 .
  • FIG. 2 illustrates a cross-sectional view of an electronic package structure according to a second embodiment of the present disclosure.
  • the electronic package structure 100 b is different from the electronic package structure 100 a in that the integrated circuit component 114 is covered or sealed by the encapsulation layer 110 and located between the two printed circuit boards ( 102 , 104 ).
  • FIG. 3 illustrates a cross-sectional view of an electronic package structure according to a third embodiment of the present disclosure.
  • the electronic package structure 100 c is different from the electronic package structure 100 b in that the printed circuit board 102 has an area greater than that of the printed circuit board 104 , and the integrated circuit component 114 is not located between the two printed circuit boards ( 102 , 104 ), but located on the printed circuit board 102 and covered or sealed by the encapsulation layer 110 .
  • FIG. 4 illustrates a top view of an electronic package structure with an upper printed circuit board removed according to a fourth embodiment of the present disclosure.
  • the electronic package structure 100 d is different from the electronic package structure 100 c in that it includes more integrated circuit components ( 124 a, 124 b, 124 c, 124 d ) that are not located between the two printed circuit boards ( 102 , 104 ) but located on the printed circuit board 102 and covered or sealed by the encapsulation layer 110 b.
  • the area surrounded by the encapsulation layer 110 a is covered by another printed circuit board 104 . That is, only the area surrounded by the encapsulation layer 110 a is located between the two printed circuit boards ( 102 , 104 ).
  • FIG. 5 illustrates a cross-sectional view of an electronic package structure according to a fifth embodiment of the present disclosure.
  • the electronic package structure 100 e is different from the electronic package structure 100 d in that it includes integrated circuit components packaged in different manners on the printed circuit board 102 and covered by the encapsulation layer 110 .
  • an integrated circuit component 130 is flip-chip bonded on the printed circuit board 102
  • an integrated circuit component 128 is bonded to the printed circuit board 102 by surface-mount technology
  • an integrated circuit component 126 is raw chip bonded to the printed circuit board 102 and directly covered by the encapsulation layer 110 .
  • the printed circuit board 104 further include a surface 104 d opposite to the surface 104 a, and the encapsulation layer 110 covers the surface 104 d but exposes the through hole 104 b allowing the MEMS microphone component 106 to operate properly.
  • FIG. 6 illustrates a cross-sectional view of an electronic package structure according to a sixth embodiment of the present disclosure.
  • the electronic package structure 100 f is different from the electronic package structure 100 e in that the encapsulation layer 110 only covers integrated circuit components ( 126 , 130 ) and does not cover the upper surface 104 d of the printed circuit board 104 .
  • the electronic package structure disclosed herein utilizes two printed circuit boards and a space column to construct a hollow chamber, and installs a MEMS microphone component and/or a sensing component in the hollow chamber to maintain its operating parameters without being sealed by an encapsulation layer.
  • the space column or electrically-conductive column can be configured between two printed circuit boards as required such that the miniaturized package structure can simultaneously integrate the MEMS microphone component, the sensing component and/or other integrated circuit components on the two printed circuit boards.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Acoustics & Sound (AREA)
  • Signal Processing (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrostatic, Electromagnetic, Magneto- Strictive, And Variable-Resistance Transducers (AREA)
  • Micromachines (AREA)
  • Details Of Audible-Bandwidth Transducers (AREA)

Abstract

An electronic package structure includes a first printed circuit board, a second printed circuit board and first space columns. The first printed circuit board has a first surface and a through hole. The second printed circuit board has a second surface facing the first surface. Each first space column is interconnected between the first surface and the second surface. An encapsulation layer is filled between the first and second printed circuit boards and among the first space columns so as to define a hollow chamber. A MEMS microphone component located within the hollow chamber is located on the first surface and aligned with the through hole. A sensing component is located within the hollow chamber.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims priority to U.S. Provisional Application Ser. No. 62/807,252, filed Feb. 19, 2019, which is herein incorporated by reference in its entirety.
    • BACKGROUND Field of Invention
  • The present disclosure relates to an electrical device package structure, and more particular to a package structure including a microphone component.
    • Description of Related Art
  • In the current trend of shrinking the size of the electronic device, various components inside the electronic device is also required to be miniaturized, and the package structure of the microphone component is one of them. How to design a miniaturized electronic package structure and meet the performance requirements of the microphone component is one of the research directions developed by manufacturers.
    • SUMMARY
  • The present invention provides an electronic package structure to deal with the needs of the prior art problems.
  • In one or more embodiments, an electronic package structure includes a first printed circuit board, a second printed circuit board and first space columns. The first printed circuit board has a first surface and a through hole. The second printed circuit board has a second surface facing the first surface. Each first space column is interconnected between the first surface and the second surface. An encapsulation layer is filled between the first and second printed circuit boards and among the first space columns so as to define a hollow chamber. A MEMS microphone component located within the hollow chamber is located on the first surface and aligned with the through hole. A sensing component is located within the hollow chamber.
  • In one or more embodiments, the first space columns are electrically-insulated columns.
  • In one or more embodiments, the electronic package structure further includes at least one electrically-conductive column located within the hollow chamber and interconnected between the first and second printed circuit boards.
  • In one or more embodiments, the electronic package structure further includes at least one acoustic signal processing component located within the hollow chamber and located on the first surface, wherein the acoustic signal processing component is electrically connected to the second printed circuit board via the electrically-conductive column.
  • In one or more embodiments, the electrically-conductive column is closer to the acoustic signal processing component than the first space columns.
  • In one or more embodiments, the electronic package structure further includes at least one second space column within the hollow chamber and interconnected between the first surface and the second surface.
  • In one or more embodiments, the second space column is not covered by the encapsulation layer.
  • In one or more embodiments, the electronic package structure further includes at least one integrated circuit component located within the hollow chamber and not covered by the encapsulation layer.
  • In one or more embodiments, the electronic package structure further includes at least one integrated circuit component located within the hollow chamber and covered by the encapsulation layer.
  • In one or more embodiments, the electronic package structure further includes at least one integrated circuit component located on the second printed circuit board and covered by the encapsulation layer, and the second printed circuit board has an area greater than that of the first printed circuit board.
  • In one or more embodiments, the first printed circuit board has a third surface opposite to the first surface, and the encapsulation layer covers the third surface but exposes the through hole.
  • In one or more embodiments, the sensing component is located on the second surface of the second printed circuit board.
  • In one or more embodiments, the MEMS microphone component and the sensing component are not covered by the encapsulation layer.
  • In sum, the electronic package structure disclosed herein utilizes two printed circuit boards and a space column to construct a hollow chamber, and installs a MEMS microphone component and/or a sensing component in the hollow chamber to maintain its operating parameters without being sealed by an encapsulation layer. The space column or electrically-conductive column can be configured between two printed circuit boards as required such that the miniaturized package structure can simultaneously integrate the MEMS microphone component, the sensing component and/or other integrated circuit components on the two printed circuit boards.
  • It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the invention as claimed.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention can be more fully understood by reading the following detailed description of the embodiment, with reference made to the accompanying drawings as follows:
  • FIG. 1 illustrates a cross-sectional view of an electronic package structure according to a first embodiment of the present disclosure;
  • FIG. 2 illustrates a cross-sectional view of an electronic package structure according to a second embodiment of the present disclosure;
  • FIG. 3 illustrates a cross-sectional view of an electronic package structure according to a third embodiment of the present disclosure;
  • FIG. 4 illustrates a top view of an electronic package structure with an upper printed circuit board removed according to a fourth embodiment of the present disclosure;
  • FIG. 5 illustrates a cross-sectional view of an electronic package structure according to a fifth embodiment of the present disclosure; and
  • FIG. 6 illustrates a cross-sectional view of an electronic package structure according to a sixth embodiment of the present disclosure.
    •  DETAILED DESCRIPTION
  • Reference will now be made in detail to the present embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
  • Reference is made to FIG. 1, which illustrates a cross-sectional view of an electronic package structure according to a first embodiment of the present disclosure. An electronic package structure 100 a includes a printed circuit board 104, a printed circuit board 102, space columns 108 a, an encapsulation layer 110, a Micro-Electro-Mechanical System (MEMS) microphone component 106 and a sensing component 112. The printed circuit board 104 has a surface 104 a and a through hole 104 b. The printed circuit board 102 has a surface 102 a facing the surface 104 a of the printed circuit board 104. Each space column 108 a is interconnected between the surface 102 a and the surface 104 a. The encapsulation layer 110 is filled between the two printed circuit boards (102, 104) and filled into gaps among the space columns 108 a such that a hollow chamber 132 is formed between the printed circuit boards (102, 104) and the space columns 108 a. The MEMS microphone component 106 is located within the hollow chamber 132 and secured to the surface 104 a and aligned with the through hole 104 b. The sensing component 112 can be, for example, an inertial sensor, a pressure sensor, or the like, and secured to the surface 102 a within the hollow chamber 132. In this embodiment, the two printed circuit boards (102, 104) are substantially parallel to each other, but are not limited thereto.
  • In this embodiment, the MEMS microphone component 106 and the sensing component 112 are located within the hollow chamber 132 and thus free from the erosion of outer water and gas without being covered or sealed by the encapsulation layer. The MEMS microphone component 106 is positioned aligned with the through hole 104 b. The MEMS microphone component 106 has its operating parameters (such as the operating parameters of its diaphragm 106 a) not recalibrated because of not being covered or sealed by the encapsulation layer. Similarly, the sensing component 112 also has its operating parameters (such as the operating parameters for measuring inertial motion) not recalibrated because of not being covered or sealed by the encapsulation layer.
  • In this embodiment, each space column 108 a is an electrically-insulated column that is covered by or embedded within the encapsulation layer 110, but not limited thereto, for example, the space column 108 a may be an electrically-conductive column.
  • In this embodiment, a space column 108 b may be located within the hollow chamber 132 and not covered by or embedded within the encapsulation layer 110. The space column 108 b can be an electrically-insulated column interconnected between the surface 102 a and the surface 104 a.
  • In this embodiment, at least one electrically-conductive column 116 may be located within the hollow chamber 132 and electrically connected between the printed circuit boards (102, 104), for example, the electrically-conductive column 116 is interconnected between a conductive route 102 b of the printed circuit board 102 and a conductive route 104 c of the printed circuit board 104. The electrically-conductive column 116 is closer to the acoustic signal processing component 120 than the space columns 108 a such that acoustic signal processing component 120 is connected to the printed circuit board 102 by means of a shorter conductive route, i.e., via the electrically-conductive column 116.
  • In this embodiment, at least one acoustic signal processing component 120 is located in the hollow chamber 132 and secured to the surface 104 a. The acoustic signal processing component 120 is electrically connected to the printed circuit board 102 via the conductive route 104 c of the printed circuit board 104 and the electrically-conductive column 116. The acoustic signal processing component 120 is located between the electrically-conductive column 116 and the MEMS microphone component 106, and electrically connected to the MEMS microphone component 106 and the printed circuit board 104 via metal wires.
  • In this embodiment, another integrated circuit component 114 may be located within the hollow chamber 132 and not covered or sealed by the encapsulation layer 110.
  • Reference is made to FIG. 2, which illustrates a cross-sectional view of an electronic package structure according to a second embodiment of the present disclosure. The electronic package structure 100 b is different from the electronic package structure 100 a in that the integrated circuit component 114 is covered or sealed by the encapsulation layer 110 and located between the two printed circuit boards (102, 104).
  • Reference is made to FIG. 3, which illustrates a cross-sectional view of an electronic package structure according to a third embodiment of the present disclosure. The electronic package structure 100 c is different from the electronic package structure 100 b in that the printed circuit board 102 has an area greater than that of the printed circuit board 104, and the integrated circuit component 114 is not located between the two printed circuit boards (102, 104), but located on the printed circuit board 102 and covered or sealed by the encapsulation layer 110.
  • Reference is made to FIG. 4, which illustrates a top view of an electronic package structure with an upper printed circuit board removed according to a fourth embodiment of the present disclosure. The electronic package structure 100 d is different from the electronic package structure 100 c in that it includes more integrated circuit components (124 a, 124 b, 124 c, 124 d) that are not located between the two printed circuit boards (102, 104) but located on the printed circuit board 102 and covered or sealed by the encapsulation layer 110 b. The area surrounded by the encapsulation layer 110 a is covered by another printed circuit board 104. That is, only the area surrounded by the encapsulation layer 110 a is located between the two printed circuit boards (102, 104).
  • FIG. 5 illustrates a cross-sectional view of an electronic package structure according to a fifth embodiment of the present disclosure. The electronic package structure 100 e is different from the electronic package structure 100 d in that it includes integrated circuit components packaged in different manners on the printed circuit board 102 and covered by the encapsulation layer 110. For example, an integrated circuit component 130 is flip-chip bonded on the printed circuit board 102, an integrated circuit component 128 is bonded to the printed circuit board 102 by surface-mount technology, and an integrated circuit component 126 is raw chip bonded to the printed circuit board 102 and directly covered by the encapsulation layer 110. In addition, the printed circuit board 104 further include a surface 104 d opposite to the surface 104 a, and the encapsulation layer 110 covers the surface 104 d but exposes the through hole 104 b allowing the MEMS microphone component 106 to operate properly.
  • Reference is made to FIG. 6, which illustrates a cross-sectional view of an electronic package structure according to a sixth embodiment of the present disclosure. The electronic package structure 100 f is different from the electronic package structure 100 e in that the encapsulation layer 110 only covers integrated circuit components (126, 130) and does not cover the upper surface 104 d of the printed circuit board 104.
  • In sum, the electronic package structure disclosed herein utilizes two printed circuit boards and a space column to construct a hollow chamber, and installs a MEMS microphone component and/or a sensing component in the hollow chamber to maintain its operating parameters without being sealed by an encapsulation layer. The space column or electrically-conductive column can be configured between two printed circuit boards as required such that the miniaturized package structure can simultaneously integrate the MEMS microphone component, the sensing component and/or other integrated circuit components on the two printed circuit boards.
  • Although the present invention has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims.

Claims (13)

What is claimed is:
1. An electronic package structure comprising:
a first printed circuit board having a first surface and a through hole;
a second printed circuit board having a second surface facing the first surface;
a plurality of first space columns, each first space column is interconnected between the first surface and the second surface;
an encapsulation layer filled between the first and second printed circuit boards and among the first space columns so as to define a hollow chamber;
a Micro-Electro-Mechanical System (MEMS) microphone component disposed within the hollow chamber and located on the first surface and aligned with the through hole; and
a sensing component located within the hollow chamber.
2. The electronic package structure of claim 1, wherein the first space columns are electrically-insulated columns.
3. The electronic package structure of claim 1 further comprising at least one electrically-conductive column disposed within the hollow chamber and interconnected between the first and second printed circuit boards.
4. The electronic package structure of claim 3 further comprising at least one acoustic signal processing component disposed within the hollow chamber and located on the first surface, wherein the acoustic signal processing component is electrically connected to the second printed circuit board via the electrically-conductive column.
5. The electronic package structure of claim 4, wherein the electrically-conductive column is closer to the acoustic signal processing component than the first space columns.
6. The electronic package structure of claim 1 further comprising at least one second space column within the hollow chamber and interconnected between the first surface and the second surface.
7. The electronic package structure of claim 6, wherein the second space column is not covered by the encapsulation layer.
8. The electronic package structure of claim 1 further comprising at least one integrated circuit component disposed within the hollow chamber and not covered by the encapsulation layer.
9. The electronic package structure of claim 1 further comprising at least one integrated circuit component disposed within the hollow chamber and covered by the encapsulation layer.
10. The electronic package structure of claim 1 further comprising at least one integrated circuit component disposed on the second printed circuit board and covered by the encapsulation layer, and the second printed circuit board has an area greater than that of the first printed circuit board.
11. The electronic package structure of claim 10, wherein the first printed circuit board has a third surface opposite to the first surface, and the encapsulation layer covers the third surface but exposes the through hole.
12. The electronic package structure of claim 1, wherein the sensing component is located on the second surface of the second printed circuit board.
13. The electronic package structure of claim 1, wherein the MEMS microphone component and the sensing component are not covered by the encapsulation layer.
US16/563,962 2019-02-19 2019-09-09 Electronic package structure Abandoned US20200266151A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/563,962 US20200266151A1 (en) 2019-02-19 2019-09-09 Electronic package structure

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201962807252P 2019-02-19 2019-02-19
US16/563,962 US20200266151A1 (en) 2019-02-19 2019-09-09 Electronic package structure

Publications (1)

Publication Number Publication Date
US20200266151A1 true US20200266151A1 (en) 2020-08-20

Family

ID=69076351

Family Applications (2)

Application Number Title Priority Date Filing Date
US16/525,538 Active US10943870B2 (en) 2019-02-19 2019-07-29 Microphone package structure
US16/563,962 Abandoned US20200266151A1 (en) 2019-02-19 2019-09-09 Electronic package structure

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US16/525,538 Active US10943870B2 (en) 2019-02-19 2019-07-29 Microphone package structure

Country Status (3)

Country Link
US (2) US10943870B2 (en)
CN (2) CN110677793B (en)
TW (2) TWI732228B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220201846A1 (en) * 2020-12-18 2022-06-23 Samsung Electronics Co., Ltd. Electronic device and printed circuit board including structure for removing electrical stress
US12035462B2 (en) * 2020-12-18 2024-07-09 Samsung Electronics Co., Ltd. Electronic device and printed circuit board including structure for removing electrical stress

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111886623B (en) * 2018-05-01 2024-05-07 株式会社村田制作所 Electronic device and fingerprint authentication device equipped with same
CN111245995B (en) * 2020-01-13 2021-04-30 Oppo广东移动通信有限公司 Microphone assembly and electronic equipment
CN111182418B (en) * 2020-02-13 2024-07-09 钰太芯微电子科技（上海）有限公司 Microelectromechanical microphone with improved connection structure and preparation method thereof
CN111954391B (en) * 2020-08-26 2021-09-14 维沃移动通信有限公司 Circuit board packaging method, circuit board and electronic equipment
TWI817387B (en) * 2022-03-14 2023-10-01 大陸商美律電子(深圳)有限公司 Micro-electro mechanical device

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7434305B2 (en) * 2000-11-28 2008-10-14 Knowles Electronics, Llc. Method of manufacturing a microphone
US7449356B2 (en) * 2005-04-25 2008-11-11 Analog Devices, Inc. Process of forming a microphone using support member
US7729500B2 (en) * 2006-12-19 2010-06-01 Fortmedia, Inc. Microphone array with electromagnetic interference shielding means
CN101534465A (en) * 2008-03-11 2009-09-16 佳世达科技股份有限公司 Micro electronmechanical microphone and packaging method thereof
CN101935007A (en) * 2009-06-30 2011-01-05 美律实业股份有限公司 Acoustic sensor packaging structure for micro electro mechanical system
JP5327299B2 (en) * 2011-09-09 2013-10-30 オムロン株式会社 Semiconductor device and microphone
CN102333254B (en) * 2011-09-13 2013-11-06 华景传感科技（无锡）有限公司 MEMS silicon microphone longitudinally integrated with CMOS circuit, and manufacturing method for the same
DE102012215239B4 (en) * 2012-08-28 2023-12-21 Robert Bosch Gmbh Component and method for testing such a component
US8890284B2 (en) * 2013-02-22 2014-11-18 Infineon Technologies Ag Semiconductor device
CN104811882A (en) * 2014-01-24 2015-07-29 美律电子（惠州）有限公司 Stacked die type microphone
DE102014203881A1 (en) * 2014-03-04 2015-09-10 Robert Bosch Gmbh Component with microphone and media sensor function
US9271087B1 (en) * 2014-10-02 2016-02-23 Solid State System Co., Ltd. Microelectro-mechanical systems (MEMS) microphone package device and MEMS packaging method thereof
TWI539831B (en) * 2014-12-05 2016-06-21 財團法人工業技術研究院 Mems microphone package
CN204408626U (en) * 2015-01-26 2015-06-17 瑞声声学科技(深圳)有限公司 Mems microphone
CN104936116B (en) * 2015-06-01 2018-12-04 山东共达电声股份有限公司 A kind of integrated difference silicon capacitor microphone
TW201709753A (en) * 2015-08-24 2017-03-01 美律實業股份有限公司 MEMS chip package and method for manufacturing the same
US10123112B2 (en) * 2015-12-04 2018-11-06 Invensense, Inc. Microphone package with an integrated digital signal processor
CN205616568U (en) * 2016-04-27 2016-10-05 歌尔股份有限公司 Packaging structure of integrated sensor
CN105957838B (en) * 2016-04-28 2018-11-06 清华大学 Encapsulating structure and packaging method for three-dimensional systematic encapsulation
CN206908859U (en) * 2017-07-19 2018-01-19 无锡芯奥微传感技术有限公司 Packaging system, microphone and the electronic equipment of MEMS microphone
CN207354616U (en) * 2017-09-28 2018-05-11 瑞声声学科技(深圳)有限公司 Micro-electro-mechanical microphone
DE102018208230B4 (en) * 2018-05-24 2021-01-28 Infineon Technologies Ag MEMS BLOCK AND METHOD FOR MANUFACTURING A MEMS BLOCK

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220201846A1 (en) * 2020-12-18 2022-06-23 Samsung Electronics Co., Ltd. Electronic device and printed circuit board including structure for removing electrical stress
US12035462B2 (en) * 2020-12-18 2024-07-09 Samsung Electronics Co., Ltd. Electronic device and printed circuit board including structure for removing electrical stress

Also Published As

Publication number Publication date
US20200267479A1 (en) 2020-08-20
TW202033001A (en) 2020-09-01
CN110677793A (en) 2020-01-10
CN110690207A (en) 2020-01-14
TWI732228B (en) 2021-07-01
US10943870B2 (en) 2021-03-09
TW202033004A (en) 2020-09-01
CN110677793B (en) 2021-09-10

Similar Documents

Publication Publication Date Title
US20200266151A1 (en) Electronic package structure
JP6580804B2 (en) Integrated structure of MEMS pressure sensor and MEMS inertial sensor
CN107343249B (en) Multi-device module, apparatus including the same, and method of manufacturing the same
KR100779352B1 (en) Angular velocity sensor
US9731959B2 (en) Integrated device packages having a MEMS die sealed in a cavity by a processor die and method of manufacturing the same
US8426930B2 (en) Sensor module
US20130044442A1 (en) Sensor having damping
US8701489B2 (en) Inertial sensor
US7836764B2 (en) Electrical device with covering
JP2007132687A (en) Package for sensor, and detector using the same
JP2006179607A (en) Semiconductor device and manufacturing method thereof
US20170088417A1 (en) Electronic device and manufacturing method thereof
KR20160091493A (en) Fingerprint sensor module and manufacturing method thereof
US9516424B2 (en) Micromechanical sensor system combination and a corresponding manufacturing method
US11662262B2 (en) Sensor unit and method of interconnecting a substrate and a carrier
JP2005127750A (en) Semiconductor sensor and its manufacturing method
US20150156575A1 (en) Microphone package and method of manufacturing the same
US11105692B2 (en) Force sensor having first and second circuit board arrangements
JP4566066B2 (en) Circuit device and manufacturing method thereof
JP2008082903A (en) Sensor module
JP4706634B2 (en) Semiconductor sensor and manufacturing method thereof
JP4923937B2 (en) Sensor device
JP6476036B2 (en) Pressure sensor
US20150355219A1 (en) Multi-axis sensor
JP2006332564A (en) Method for manufacturing circuit device

Legal Events

Date Code Title Description
AS Assignment

Owner name: MERRY ELECTRONICS (SHENZHEN) CO., LTD., CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, JEN-YI;CHANG, CHAO-SEN;WEI, SHEN-HANG;REEL/FRAME:050320/0507

Effective date: 20190812

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION