US20200212197A1 - Method of manufacturing gate structure for gallium nitride high electron mobility transistor - Google Patents

Method of manufacturing gate structure for gallium nitride high electron mobility transistor Download PDF

Info

Publication number
US20200212197A1
US20200212197A1 US16/361,217 US201916361217A US2020212197A1 US 20200212197 A1 US20200212197 A1 US 20200212197A1 US 201916361217 A US201916361217 A US 201916361217A US 2020212197 A1 US2020212197 A1 US 2020212197A1
Authority
US
United States
Prior art keywords
layer
gallium nitride
forming
mask
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US16/361,217
Other versions
US10720506B1 (en
Inventor
Chu-kuang Liu
Hung-Kun Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Excelliance Mos Corp
Original Assignee
Excelliance Mos Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Excelliance Mos Corp filed Critical Excelliance Mos Corp
Assigned to EXCELLIANCE MOS CORPORATION reassignment EXCELLIANCE MOS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LIU, CHU-KUANG, YANG, HUNG-KUN
Publication of US20200212197A1 publication Critical patent/US20200212197A1/en
Application granted granted Critical
Publication of US10720506B1 publication Critical patent/US10720506B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02538—Group 13/15 materials
    • H01L21/0254—Nitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274—Photolithographic processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003—Nitride compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/432—Heterojunction gate for field effect devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H01L29/452—Ohmic electrodes on AIII-BV compounds

Definitions

  • the present disclosure relates to a technique of high electron mobility transistor (HEMT), and more particularly to a method for manufacturing a gate structure for a gallium nitride HEMT.
  • HEMT high electron mobility transistor
  • HEMT gallium nitride high electron mobility transistor
  • AlGaN aluminum gallium nitride
  • GaN gallium nitride
  • 2DEG two-dimensional electron gas
  • the gallium nitride HEMT with a high concentration of 2DEG adopts a normally-off circuit design.
  • serious leakage at gate has occurred in such a gallium nitride HEMT, which causes low or fail switch of transistor under abnormal operation, resulting in low reliability.
  • the disclosure provides a method for manufacturing a gate structure for gallium nitride high electron mobility transistor (HEMT), which is capable of producing an HEMT with low gate leakage.
  • HEMT gallium nitride high electron mobility transistor
  • the method for manufacturing a gate structure for gallium nitride HEMT includes orderly forming a channel layer, a barrier layer, a doped gallium nitride layer, and an undoped gallium nitride layer on a substrate, and then forming an insulating layer on the undoped gallium nitride layer, forming a trench by removing a portion of the insulating layer, forming a gate metal layer on the substrate, covering the insulating layer and the trench, and then forming a mask layer aligned with the trench on the gate metal layer, wherein the mask layer partially overlaps the insulating layer.
  • the mask layer as an etching mask, the exposed gate metal layer and the underlying insulating layer, the undoped gallium nitride layer and the doped gallium nitride layer are removed, and then the mask layer is removed.
  • the overlapping area of the mask layer and the insulating layer accounts for 50% or less of the area of the mask layer.
  • the step of removing a portion of the insulating layer may further be followed by removing the exposed undoped gallium nitride layer to deepen the trench and expose the doped gallium nitride layer.
  • the formed gate metal layer may be in direct contact with the doped gallium nitride layer in the trench.
  • a method of forming the channel layer, the barrier layer, the doped gallium nitride layer, and the undoped gallium nitride layer includes, for example, metal organic chemical vapor deposition (MOCVD).
  • MOCVD metal organic chemical vapor deposition
  • the method of forming the above insulating layer includes, for example, metal organic chemical vapor deposition or low pressure chemical vapor deposition (LPCVD).
  • LPCVD low pressure chemical vapor deposition
  • the step of forming the channel layer may further be preceded by forming a first buffer layer on the substrate, and then forming a second buffer layer on the first buffer layer, wherein the lattice of the second buffer layer is more matching with the channel layer than the lattice of the first buffer layer.
  • the first buffer layer is, for example, an aluminum nitride layer
  • the first and second buffer layers are formed by, for example, metal organic chemical vapor deposition.
  • the step of removing the mask layer may further be followed by forming a passivation layer which completely covers the gate metal layer, the insulating layer, the undoped gallium nitride layer, the doped gallium nitride layer and the barrier layer.
  • the insulating layer is formed on both sides of the gate metal layer by two photomask processes that are nearly complementary to each other, so that the current leakage at the side of gate can be blocked through the insulating layer, and the doped gallium nitride layer can be protected by the undoped gallium nitride layer that can grow together with the channel layer, the barrier layer and the doped gallium nitride layer, thereby ensuring that the doped gallium nitride layer is not affected by the subsequent manufacturing process of gate metal layer and/or source and drain. Therefore, the gate structure manufactured by the present disclosure can improve the reliability of a gallium nitride HEMT.
  • FIGS. 1A-1G are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride HEMT according to an embodiment of the disclosure.
  • FIGS. 2A -2D are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride HEMT according to another embodiment of the disclosure.
  • FIGS. 1A-1G are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride high electron mobility transistor (HEMT) according to an embodiment of the disclosure.
  • HEMT gallium nitride high electron mobility transistor
  • a channel layer 102 , a barrier layer 104 , a doped gallium nitride layer 106 , and an undoped gallium nitride layer 108 are formed orderly on a substrate 100 , wherein the substrate 100 is sapphire, silicon carbide (SiC), zinc oxide (ZnO), silicon (Si), gallium oxide (Ga 2 O 3 ), etc.
  • the material of the channel layer 102 is, for example, gallium nitride (GaN).
  • the material of the barrier layer 104 is, for example, aluminum gallium nitride (AlGaN).
  • the method of forming the channel layer 102 , the barrier layer 104 , the doped gallium nitride layer 106 , and the undoped gallium nitride layer 108 includes, for example, metal organic chemical vapor deposition (MOCVD) or other epitaxial process.
  • MOCVD metal organic chemical vapor deposition
  • the thickness of the undoped gallium nitride layer 108 is, for example, less than 200 angstroms.
  • a first buffer layer 110 and a second buffer layer 112 may be formed on the substrate 100 , wherein the lattice of the second buffer layer 112 is more matching with the channel layer 102 than the lattice of the first buffer layer 110 , thereby solving the lattice mismatch problem between the substrate 100 and the channel layer 102 .
  • the first buffer layer is, for example, an aluminum nitride layer
  • the method of forming the first and second buffer layers 110 and 112 may also be a metal organic chemical vapor deposition (MOCVD) or other epitaxial process. Therefore, each layer on the substrate 100 can be grown through the same epitaxial process and the film layer can be formed by changing process parameters (such as material, gas flow rate, etc.).
  • MOCVD metal organic chemical vapor deposition
  • an insulating layer 114 is formed on the undoped gallium nitride layer 108 , and the material of the insulating layer 114 is, for example, silicon nitride (Si 3 N 4 ), aluminum oxide (Al 2 O 3 ), silicon oxide (SiO 2 ), boron nitride (BN) or aluminum nitride (AlN), but the disclosure is not limited thereto.
  • the method of forming the insulating layer 114 may be selected from simple low pressure chemical vapor deposition (LPCVD) or metal organic chemical vapor deposition (MOCVD) depending on the material.
  • the thickness of the insulating layer 114 is, for example, less than 200 angstroms.
  • a trench 116 is formed by removing a portion of the insulating layer, and the formed trench 116 is typically narrower than the subsequently formed gate.
  • the trench 116 is formed by, for example, using a photoresist 118 as an etching mask that etches the insulating layer 114 of FIG. 1B until the undoped gallium nitride layer 108 is exposed, leaving the insulating layer 114 a covered by the photoresist 118 .
  • an entire gate metal layer 120 is formed on the substrate 100 , covering the insulating layer 114 a and the trench 116 , wherein the material of the gate metal layer 120 is, for example, nickel, platinum, tantalum nitride, titanium nitride, tungsten or an alloy of the foregoing metals.
  • a mask layer 122 aligned with the trench 116 is formed on the gate metal layer 120 of FIG. 1D , and the mask layer 122 partially overlaps the insulating layer 114 a, so that the mask layer 122 and the photoresist 118 of FIG. 1C substantially exhibit patterns that are almost complementary to each other.
  • the mask layer 122 may be a hard mask material such as photoresist or silicon oxide. Then, using the mask layer 122 as an etching mask, the exposed gate metal layer is removed, and the gate metal layer 120 a covered by the mask layer 122 is left.
  • the overlapping area of the mask layer 122 and the insulating layer 114 a accounts for 50% or less of the area of the mask layer 122 , for example, 30% or less or 20% or less. Since the insulating layer 114 a is used to block the sidewall leakage of the gate metal layer 120 a, it will suffice as long as the position of the insulating layer 114 a is disposed on both sides of the gate metal layer 120 a, and the area ratio of the insulating layer 114 a is set on basis of not affecting the operation of elements, and thus not limited to the above range.
  • the mask layer 122 is used as an etching mask to continuously remove the insulating layer 114 a, the undoped gallium nitride layer 108 , and the doped gallium nitride layer 106 under the gate metal layer 120 a (in FIG. 1E ), thereby obtaining a gate structure containing an etched insulating layer 114 b, an undoped gallium nitride layer 108 a, and a doped gallium nitride layer 106 a.
  • a passivation layer 124 may further be formed to completely cover the gate metal layer 120 a, the insulating layer 114 b, the undoped gallium nitride layer 108 a, the doped gallium nitride layer 106 a and the barrier layer 104 .
  • the material of the passivation layer 124 such as silicon nitride or silicon oxide, serves to release the surface stress of the substrate 100 .
  • a source metal and a drain metal may be formed on the substrate 100 after the gate structure is formed.
  • FIGS. 2A-2D are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride HEMT according to another embodiment of the disclosure, wherein the same or similar components are denoted by the same reference numerals used in the previous embodiment, and the omitted technical descriptions, such as the position of each layer or region, size, material, doped or not, function, etc. may be derived from the contents of FIGS. 1A-1G , and thus related descriptions are omitted herein.
  • the manufacturing process of this embodiment may be derived from FIG. 1A to FIG. 1C in the previous embodiment, and therefore related descriptions are omitted herein.
  • the exposed undoped gallium nitride layer 108 b may be removed continuously by using the photoresist 118 or the insulating layer 114 a as the etching mask to deepen the trench 116 and expose the doped gallium nitride layer 106 .
  • an entire gate metal layer 120 is formed on the substrate 100 , covering the insulating layer 114 a, the undoped gallium nitride layer 108 b and the trench 116 , and the formed gate metal layer 120 is in direct contact with the doped gallium nitride layer 106 in the trench 116 .
  • a mask layer 122 aligned with the trench 116 is formed on the gate metal layer 120 of FIG. 2B , and the mask layer 122 partially overlaps the insulating layer 114 a. Thereafter, the mask layer 122 is used as an etching mask to remove the exposed gate metal layer, leaving the gate metal layer 120 a covered by the mask layer 122 .
  • the mask layer 122 is used as an etching mask to continuously remove the insulating layer 114 a, the undoped gallium nitride layer 108 b and the doped gallium nitride layer 106 under the gate metal layer 120 a (in FIG. 2C ), thereby obtaining a gate structure containing an etched insulating layer 114 b, an undoped gallium nitride layer 108 c, and a doped gallium nitride layer 106 a. Therefore, the undoped gallium nitride layer 108 c in this embodiment is disposed between the insulating layer 114 b and the doped gallium nitride layer 106 a.
  • two specific film layers are formed before forming a gate metal layer in combination with a mask manufacturing process to form an insulating layer and an undoped gallium nitride layer under both sides of the gate metal layer.
  • the foregoing insulating layer to block current leakage on the side of the gate to reduce gate leakage
  • the undoped gallium nitride layer can be used to protect the doped gallium nitride layer which serves as a gate to ensure that the doped gallium nitride layer is not affected by the subsequent manufacturing process of the gate metal layer or source and drain. Therefore, the gate structure manufactured by the present disclosure can improve the reliability of gallium nitride HEMT.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

A method of manufacturing a gate structure for gallium nitride (GaN) high electron mobility transistor (HEMT) includes orderly forming a channel layer, a barrier layer, a doped GaN layer, an undoped GaN layer, and an insulating layer on a substrate, and then removing a portion of the insulating layer to form a trench. A gate metal layer is formed on the substrate to cover the insulating layer and the trench, and then a mask layer aligned with the trench is formed on the gate metal layer, wherein the mask layer partially overlaps the insulating layer. By using the mask layer as an etching mask, the exposed gate metal layer and the underlying insulating layer, the undoped GaN layer and the doped GaN layer are removed, and then the mask layer is removed.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims the priority benefit of Taiwan application serial no. 107147081, filed on Dec. 26, 2018. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of specification.
    • BACKGROUND Technical Field
  • The present disclosure relates to a technique of high electron mobility transistor (HEMT), and more particularly to a method for manufacturing a gate structure for a gallium nitride HEMT.
    • Description of Related Art
  • In gallium nitride high electron mobility transistor (HEMT), a heterogeneous structure including aluminum gallium nitride (AlGaN) and gallium nitride (GaN) is utilized to generate two-dimensional electron gas (2DEG) having high planar charge density and high electron mobility at the junction therebetween, and thus the gallium nitride HEMT is suitable for operation under high power, high frequency and high temperature.
  • The gallium nitride HEMT with a high concentration of 2DEG adopts a normally-off circuit design. However, serious leakage at gate has occurred in such a gallium nitride HEMT, which causes low or fail switch of transistor under abnormal operation, resulting in low reliability.
    • SUMMARY
  • The disclosure provides a method for manufacturing a gate structure for gallium nitride high electron mobility transistor (HEMT), which is capable of producing an HEMT with low gate leakage.
  • The method for manufacturing a gate structure for gallium nitride HEMT includes orderly forming a channel layer, a barrier layer, a doped gallium nitride layer, and an undoped gallium nitride layer on a substrate, and then forming an insulating layer on the undoped gallium nitride layer, forming a trench by removing a portion of the insulating layer, forming a gate metal layer on the substrate, covering the insulating layer and the trench, and then forming a mask layer aligned with the trench on the gate metal layer, wherein the mask layer partially overlaps the insulating layer. By using the mask layer as an etching mask, the exposed gate metal layer and the underlying insulating layer, the undoped gallium nitride layer and the doped gallium nitride layer are removed, and then the mask layer is removed.
  • In an embodiment of the disclosure, the overlapping area of the mask layer and the insulating layer accounts for 50% or less of the area of the mask layer.
  • In an embodiment of the disclosure, the step of removing a portion of the insulating layer may further be followed by removing the exposed undoped gallium nitride layer to deepen the trench and expose the doped gallium nitride layer.
  • In an embodiment of the disclosure, the formed gate metal layer may be in direct contact with the doped gallium nitride layer in the trench.
  • In an embodiment of the disclosure, a method of forming the channel layer, the barrier layer, the doped gallium nitride layer, and the undoped gallium nitride layer includes, for example, metal organic chemical vapor deposition (MOCVD).
  • In an embodiment of the disclosure, the method of forming the above insulating layer includes, for example, metal organic chemical vapor deposition or low pressure chemical vapor deposition (LPCVD).
  • In an embodiment of the present disclosure, the step of forming the channel layer may further be preceded by forming a first buffer layer on the substrate, and then forming a second buffer layer on the first buffer layer, wherein the lattice of the second buffer layer is more matching with the channel layer than the lattice of the first buffer layer.
  • In an embodiment of the disclosure, the first buffer layer is, for example, an aluminum nitride layer, and the second buffer layer is, for example, a multi-stack layer of aluminum gallium nitride (AlxGa1−xN, x=0.2˜1) and gallium nitride.
  • In an embodiment of the disclosure, the first and second buffer layers are formed by, for example, metal organic chemical vapor deposition.
  • In an embodiment of the disclosure, the step of removing the mask layer may further be followed by forming a passivation layer which completely covers the gate metal layer, the insulating layer, the undoped gallium nitride layer, the doped gallium nitride layer and the barrier layer.
  • Based on the above, according to the present disclosure, the insulating layer is formed on both sides of the gate metal layer by two photomask processes that are nearly complementary to each other, so that the current leakage at the side of gate can be blocked through the insulating layer, and the doped gallium nitride layer can be protected by the undoped gallium nitride layer that can grow together with the channel layer, the barrier layer and the doped gallium nitride layer, thereby ensuring that the doped gallium nitride layer is not affected by the subsequent manufacturing process of gate metal layer and/or source and drain. Therefore, the gate structure manufactured by the present disclosure can improve the reliability of a gallium nitride HEMT.
  • To make the aforementioned more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide a further understanding of the disclosure, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the disclosure and, together with the description, serve to explain the principles of the disclosure.
  • FIGS. 1A-1G are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride HEMT according to an embodiment of the disclosure.
  • FIGS. 2A-2D are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride HEMT according to another embodiment of the disclosure.
    •  DESCRIPTION OF THE EMBODIMENTS
  • The drawings in the following embodiments are exemplary embodiments intended to provide a more complete description of the disclosure, but the disclosure may be implemented in many different forms and should not be construed as being limited to the provided embodiments. In the drawings, the relative thickness and location of layers, regions, and/or structural elements may be reduced or exaggerated for clarity.
  • FIGS. 1A-1G are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride high electron mobility transistor (HEMT) according to an embodiment of the disclosure.
  • Referring to FIG. 1A, a channel layer 102, a barrier layer 104, a doped gallium nitride layer 106, and an undoped gallium nitride layer 108 are formed orderly on a substrate 100, wherein the substrate 100 is sapphire, silicon carbide (SiC), zinc oxide (ZnO), silicon (Si), gallium oxide (Ga2O3), etc. The material of the channel layer 102 is, for example, gallium nitride (GaN). The material of the barrier layer 104 is, for example, aluminum gallium nitride (AlGaN). In the present embodiment, the method of forming the channel layer 102, the barrier layer 104, the doped gallium nitride layer 106, and the undoped gallium nitride layer 108 includes, for example, metal organic chemical vapor deposition (MOCVD) or other epitaxial process. In an embodiment, the thickness of the undoped gallium nitride layer 108 is, for example, less than 200 angstroms. In addition, before forming the channel layer 102, a first buffer layer 110 and a second buffer layer 112 may be formed on the substrate 100, wherein the lattice of the second buffer layer 112 is more matching with the channel layer 102 than the lattice of the first buffer layer 110, thereby solving the lattice mismatch problem between the substrate 100 and the channel layer 102. In an embodiment, the first buffer layer is, for example, an aluminum nitride layer, and the second buffer layer is, for example, a multi-stack layer of aluminum gallium nitride (AlxGa1−xN, x=0.2˜1) and gallium nitride. Moreover, the method of forming the first and second buffer layers 110 and 112 may also be a metal organic chemical vapor deposition (MOCVD) or other epitaxial process. Therefore, each layer on the substrate 100 can be grown through the same epitaxial process and the film layer can be formed by changing process parameters (such as material, gas flow rate, etc.).
  • Then, referring to FIG. 1B, an insulating layer 114 is formed on the undoped gallium nitride layer 108, and the material of the insulating layer 114 is, for example, silicon nitride (Si3N4), aluminum oxide (Al2O3), silicon oxide (SiO2), boron nitride (BN) or aluminum nitride (AlN), but the disclosure is not limited thereto. The method of forming the insulating layer 114 may be selected from simple low pressure chemical vapor deposition (LPCVD) or metal organic chemical vapor deposition (MOCVD) depending on the material. In an embodiment, the thickness of the insulating layer 114 is, for example, less than 200 angstroms.
  • Next, referring to FIG. 1C, a trench 116 is formed by removing a portion of the insulating layer, and the formed trench 116 is typically narrower than the subsequently formed gate. The trench 116 is formed by, for example, using a photoresist 118 as an etching mask that etches the insulating layer 114 of FIG. 1B until the undoped gallium nitride layer 108 is exposed, leaving the insulating layer 114 a covered by the photoresist 118.
  • Subsequently, referring to FIG. 1D, after removing the remaining photoresist 118, an entire gate metal layer 120 is formed on the substrate 100, covering the insulating layer 114 a and the trench 116, wherein the material of the gate metal layer 120 is, for example, nickel, platinum, tantalum nitride, titanium nitride, tungsten or an alloy of the foregoing metals.
  • Then, referring to FIG. 1E, a mask layer 122 aligned with the trench 116 is formed on the gate metal layer 120 of FIG. 1D, and the mask layer 122 partially overlaps the insulating layer 114 a, so that the mask layer 122 and the photoresist 118 of FIG. 1C substantially exhibit patterns that are almost complementary to each other. In the present embodiment, the mask layer 122 may be a hard mask material such as photoresist or silicon oxide. Then, using the mask layer 122 as an etching mask, the exposed gate metal layer is removed, and the gate metal layer 120 a covered by the mask layer 122 is left. In an embodiment, the overlapping area of the mask layer 122 and the insulating layer 114 a accounts for 50% or less of the area of the mask layer 122, for example, 30% or less or 20% or less. Since the insulating layer 114 a is used to block the sidewall leakage of the gate metal layer 120 a, it will suffice as long as the position of the insulating layer 114 a is disposed on both sides of the gate metal layer 120 a, and the area ratio of the insulating layer 114 a is set on basis of not affecting the operation of elements, and thus not limited to the above range.
  • Next, referring to FIG. 1F, the mask layer 122 is used as an etching mask to continuously remove the insulating layer 114 a, the undoped gallium nitride layer 108, and the doped gallium nitride layer 106 under the gate metal layer 120 a (in FIG. 1E), thereby obtaining a gate structure containing an etched insulating layer 114 b, an undoped gallium nitride layer 108 a, and a doped gallium nitride layer 106 a.
  • Then, referring to FIG. 1G, the mask layer 122 of FIG. IF is removed. After the step of removing the mask layer, a passivation layer 124 may further be formed to completely cover the gate metal layer 120 a, the insulating layer 114 b, the undoped gallium nitride layer 108 a, the doped gallium nitride layer 106 a and the barrier layer 104. The material of the passivation layer 124, such as silicon nitride or silicon oxide, serves to release the surface stress of the substrate 100.
  • To manufacture a gallium nitride HEMT, a source metal and a drain metal may be formed on the substrate 100 after the gate structure is formed.
  • FIGS. 2A-2D are schematic cross-sectional views showing a manufacturing process of a gate structure for a gallium nitride HEMT according to another embodiment of the disclosure, wherein the same or similar components are denoted by the same reference numerals used in the previous embodiment, and the omitted technical descriptions, such as the position of each layer or region, size, material, doped or not, function, etc. may be derived from the contents of FIGS. 1A-1G, and thus related descriptions are omitted herein.
  • Referring to FIG. 2A, the manufacturing process of this embodiment may be derived from FIG. 1A to FIG. 1C in the previous embodiment, and therefore related descriptions are omitted herein. Then, after the etched insulating layer 114 a is obtained, the exposed undoped gallium nitride layer 108 b may be removed continuously by using the photoresist 118 or the insulating layer 114 a as the etching mask to deepen the trench 116 and expose the doped gallium nitride layer 106.
  • Next, referring to FIG. 2B, after the remaining photoresist 118 is removed, an entire gate metal layer 120 is formed on the substrate 100, covering the insulating layer 114 a, the undoped gallium nitride layer 108 b and the trench 116, and the formed gate metal layer 120 is in direct contact with the doped gallium nitride layer 106 in the trench 116.
  • Then, referring to FIG. 2C, a mask layer 122 aligned with the trench 116 is formed on the gate metal layer 120 of FIG. 2B, and the mask layer 122 partially overlaps the insulating layer 114 a. Thereafter, the mask layer 122 is used as an etching mask to remove the exposed gate metal layer, leaving the gate metal layer 120 a covered by the mask layer 122.
  • Next, referring to FIG. 2D, the mask layer 122 is used as an etching mask to continuously remove the insulating layer 114 a, the undoped gallium nitride layer 108 b and the doped gallium nitride layer 106 under the gate metal layer 120 a (in FIG. 2C), thereby obtaining a gate structure containing an etched insulating layer 114 b, an undoped gallium nitride layer 108 c, and a doped gallium nitride layer 106 a. Therefore, the undoped gallium nitride layer 108 c in this embodiment is disposed between the insulating layer 114 b and the doped gallium nitride layer 106 a.
  • In summary, according to the present disclosure, two specific film layers are formed before forming a gate metal layer in combination with a mask manufacturing process to form an insulating layer and an undoped gallium nitride layer under both sides of the gate metal layer. In this manner, it is possible to use the foregoing insulating layer to block current leakage on the side of the gate to reduce gate leakage; and the undoped gallium nitride layer can be used to protect the doped gallium nitride layer which serves as a gate to ensure that the doped gallium nitride layer is not affected by the subsequent manufacturing process of the gate metal layer or source and drain. Therefore, the gate structure manufactured by the present disclosure can improve the reliability of gallium nitride HEMT.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the disclosed embodiments without departing from the scope or spirit of the disclosure. In view of the foregoing, it is intended that the disclosure covers modifications and variations provided that they fall within the scope of the following claims and their equivalents.

Claims (10)

What is claimed is:
1. A method of manufacturing a gate structure for a gallium nitride high electron mobility transistor (HEMT), comprising:
forming a channel layer, a barrier layer, a doped gallium nitride layer, and an undoped gallium nitride layer sequentially on a substrate;
forming an insulating layer on the undoped gallium nitride layer;
removing a portion of the insulating layer to form a trench;
forming a gate metal layer on the substrate to cover the insulating layer and the trench;
forming a mask layer aligned with the trench on the gate metal layer, and the mask layer partially overlaps the insulating layer;
removing the exposed gate metal layer and the underlying insulating layer, the undoped gallium nitride layer, and the doped gallium nitride layer by using the mask layer as an etching mask; and
removing the mask layer.
2. The manufacturing method according to claim 1, wherein an overlapping area of the mask layer and the insulating layer accounts for 50% or less of an area of the mask layer.
3. The manufacturing method according to claim 1, further comprising removing the exposed undoped gallium nitride layer to deepen the trench and expose the doped gallium nitride layer after removing the portion of the insulating layer.
4. The manufacturing method according to claim 3, wherein the gate metal layer is in direct contact with the doped gallium nitride layer in the trench.
5. The manufacturing method according to claim 1, wherein the method of forming the channel layer, the barrier layer, the doped gallium nitride layer, and the undoped gallium nitride layer comprises metal organic chemical vapor deposition.
6. The manufacturing method according to claim 1, wherein the method of forming the insulating layer comprises metal organic chemical vapor deposition or low pressure chemical vapor deposition.
7. The manufacturing method according to claim 1, before forming the channel layer further comprising:
forming a first buffer layer on the substrate; and
forming a second buffer layer on the first buffer layer, wherein a lattice of the second buffer layer is more matching with the channel layer than a lattice of the first buffer layer.
8. The manufacturing method according to claim 7, wherein the channel layer is a gallium nitride layer, the first buffer layer is an aluminum nitride layer, and the second buffer layer is a multi-stack layer of aluminum gallium nitride and gallium nitride.
9. The manufacturing method according to claim 7, wherein the method of forming the first buffer layer and the second buffer layer comprises metal organic chemical vapor deposition.
10. The manufacturing method according to claim 1, further comprising forming a passivation layer completely covering the gate metal layer, the insulating layer, the undoped gallium nitride layer, the doped gallium nitride layer, and the barrier layer after removing the mask layer.
US16/361,217 2018-12-26 2019-03-22 Method of manufacturing gate structure for gallium nitride high electron mobility transistor Active US10720506B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW107147081A 2018-12-26
TW107147081 2018-12-26
TW107147081A TWI680503B (en) 2018-12-26 2018-12-26 Method of manufacturing gate structure for gallium nitride hemt

Publications (2)

Publication Number Publication Date
US20200212197A1 true US20200212197A1 (en) 2020-07-02
US10720506B1 US10720506B1 (en) 2020-07-21

Family

ID=69582489

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/361,217 Active US10720506B1 (en) 2018-12-26 2019-03-22 Method of manufacturing gate structure for gallium nitride high electron mobility transistor

Country Status (3)

Country Link
US (1) US10720506B1 (en)
CN (1) CN111370300B (en)
TW (1) TWI680503B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI779425B (en) * 2020-12-17 2022-10-01 杰力科技股份有限公司 Gate structure of gallium nitride hemt
US20220376042A1 (en) * 2021-04-12 2022-11-24 Innoscience (Suzhou) Technology Co., Ltd. Semiconductor device and method for manufacturing the same
CN113628963B (en) * 2021-08-05 2024-03-08 苏州英嘉通半导体有限公司 III-nitride enhanced HEMT device and manufacturing method thereof
CN115911108A (en) * 2021-09-30 2023-04-04 华为数字能源技术有限公司 Semiconductor device and manufacturing method thereof

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3078821B2 (en) * 1990-05-30 2000-08-21 豊田合成株式会社 Dry etching method for semiconductor
EP2267784B1 (en) * 2001-07-24 2020-04-29 Cree, Inc. INSULATING GATE AlGaN/GaN HEMT
US6867078B1 (en) * 2003-11-19 2005-03-15 Freescale Semiconductor, Inc. Method for forming a microwave field effect transistor with high operating voltage
JP4845872B2 (en) * 2005-01-25 2011-12-28 富士通株式会社 Semiconductor device having MIS structure and manufacturing method thereof
JP5332113B2 (en) * 2007-02-15 2013-11-06 富士通株式会社 Semiconductor device and manufacturing method thereof
TWI514568B (en) * 2009-04-08 2015-12-21 Efficient Power Conversion Corp Enhancement mode gan hemt device and method for fabricating the same
US8390000B2 (en) * 2009-08-28 2013-03-05 Transphorm Inc. Semiconductor devices with field plates
WO2011118099A1 (en) * 2010-03-26 2011-09-29 日本電気株式会社 Field effect transistor, method of manufacture for field effect transistor, and electronic device
US8604486B2 (en) 2011-06-10 2013-12-10 International Rectifier Corporation Enhancement mode group III-V high electron mobility transistor (HEMT) and method for fabrication
GB201112330D0 (en) * 2011-07-18 2011-08-31 Epigan Nv Method for growing III-V epitaxial layers and semiconductor structure
KR101834802B1 (en) * 2011-09-01 2018-04-13 엘지이노텍 주식회사 Semiconductor device
JP5790461B2 (en) * 2011-12-07 2015-10-07 富士通株式会社 Compound semiconductor device and manufacturing method thereof
JP2014072388A (en) * 2012-09-28 2014-04-21 Fujitsu Ltd Compound semiconductor device and manufacturing method of the same
CN103872119B (en) * 2012-12-17 2016-08-24 立锜科技股份有限公司 HEMT and manufacture method thereof
TW201513341A (en) 2013-08-01 2015-04-01 Efficient Power Conversion Corp Gate with self-aligned ledge for enhancement mode GaN transistors
US9425301B2 (en) 2014-04-30 2016-08-23 Taiwan Semiconductor Manufacturing Co., Ltd. Sidewall passivation for HEMT devices
US9318593B2 (en) 2014-07-21 2016-04-19 Transphorm Inc. Forming enhancement mode III-nitride devices
KR101750158B1 (en) * 2014-12-26 2017-06-22 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 Hemt-compatible lateral rectifier structure
US9679762B2 (en) * 2015-03-17 2017-06-13 Toshiba Corporation Access conductivity enhanced high electron mobility transistor
WO2017051530A1 (en) * 2015-09-25 2017-03-30 パナソニックＩｐマネジメント株式会社 Semiconductor device
US10038085B2 (en) * 2016-01-08 2018-07-31 Infineon Technologies Austria Ag High electron mobility transistor with carrier injection mitigation gate structure
CN107230625A (en) * 2016-03-25 2017-10-03 北京大学 Gallium nitride transistor and its manufacture method
WO2017201063A1 (en) * 2016-05-16 2017-11-23 The Government Of The United States Of America, As Represented By The Secretary Of The Navy Metal nitride alloy contact for semiconductor
US10211328B2 (en) * 2016-09-20 2019-02-19 Board Of Trustees Of The University Of Illinois Normally-off cubic phase GaN (c-GaN) HEMT having a gate electrode dielectrically insulated from a c-AlGaN capping layer

Also Published As

Publication number Publication date
TW202025258A (en) 2020-07-01
TWI680503B (en) 2019-12-21
CN111370300A (en) 2020-07-03
US10720506B1 (en) 2020-07-21
CN111370300B (en) 2022-11-04

Similar Documents

Publication Publication Date Title
US11804538B2 (en) Method of forming a high electron mobility transistor
US9236465B2 (en) High electron mobility transistor and method of forming the same
US8507920B2 (en) Semiconductor structure and method of forming the same
US10720506B1 (en) Method of manufacturing gate structure for gallium nitride high electron mobility transistor
KR101202497B1 (en) Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof
US8624296B1 (en) High electron mobility transistor including an embedded flourine region
US8912573B2 (en) Semiconductor device containing HEMT and MISFET and method of forming the same
US20160293723A1 (en) High Electron Mobility Transistor and Method of Forming the Same
US8963162B2 (en) High electron mobility transistor
US11837642B2 (en) Semiconductor device and method of fabricating the same
US10115813B2 (en) Semiconductor structure and method of forming the same
US20200185514A1 (en) Semiconductor devices and methods for forming the same
US10622471B2 (en) Manufacturing method of semiconductor structure
US9018677B2 (en) Semiconductor structure and method of forming the same
TWI673868B (en) Semiconductor devices and methods for fabricating the same
TW202010125A (en) Semiconductor devices and methods for forming same
TWI832676B (en) Method for manufacturing high electron mobility transistor
CN116417512A (en) Semiconductor structure and manufacturing method thereof
CN117542875A (en) Gallium nitride-based enhanced radio frequency device and preparation method thereof
CN110581163A (en) Semiconductor device and method for manufacturing the same

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

AS Assignment

Owner name: EXCELLIANCE MOS CORPORATION, TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIU, CHU-KUANG;YANG, HUNG-KUN;REEL/FRAME:048707/0280

Effective date: 20190304

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 4