US20200166786A1 - Display device - Google Patents
Display device Download PDFInfo
- Publication number
- US20200166786A1 US20200166786A1 US16/688,004 US201916688004A US2020166786A1 US 20200166786 A1 US20200166786 A1 US 20200166786A1 US 201916688004 A US201916688004 A US 201916688004A US 2020166786 A1 US2020166786 A1 US 2020166786A1
- Authority
- US
- United States
- Prior art keywords
- inspection
- wirings
- pixel electrode
- disposed
- drive circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/1306—Details
- G02F1/1309—Repairing; Testing
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
- G01R31/2825—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere in household appliances or professional audio/video equipment
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
- G02F1/13452—Conductors connecting driver circuitry and terminals of panels
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
- G01R31/2836—Fault-finding or characterising
- G01R31/2843—In-circuit-testing
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/133308—Support structures for LCD panels, e.g. frames or bezels
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136254—Checking; Testing
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/123—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode pixel
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/40—Arrangements for improving the aperture ratio
Definitions
- the present invention relates to a display device.
- a display device described in Unexamined Japanese Patent Publication No. 2015-018144 includes a plurality of inspection transistors connected to inspect disconnection of a gate line and a data line.
- the inspection transistor is turned on, and an amount of current passed through the inspection transistor and an amount of charge are measured, whereby the disconnection of the gate line and the data line can be inspected.
- the present disclosure has been made in view of the above circumstances, and an object of the present disclosure is to reduce the area of the frame region in the display device having the function of inspecting wiring extending in the display region.
- a display device comprises: a display region; a frame region disposed around the display region; a plurality of first wirings extending in a first direction in the display region; a first drive circuit electrically connected to one end of each of the plurality of first wirings; a first inspection wiring electrically connected to another end of each of the plurality of first wirings through each of a plurality of inspection thin film transistors; a second inspection wiring connected to a gate electrode of each of the plurality of inspection thin film transistors; an inspection drive circuit electrically connected to the second inspection wiring; and an inspection circuit electrically connected to the first inspection wiring, wherein at least a part of the second inspection wiring extends in the first direction in the display region.
- the liquid crystal display device can improve the aperture ratio in the lateral electric field system liquid crystal display device.
- FIG. 1 is a plan view illustrating a schematic configuration of display device according to an exemplary embodiment.
- FIG. 2 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment.
- FIG. 3 is an equivalent circuit diagram illustrating a schematic configuration of display device according to the exemplary embodiment.
- FIG. 4 is a plan view illustrating a schematic configuration of display device according to another example of the exemplary embodiment.
- FIG. 5 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment.
- FIG. 6 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment.
- FIG. 7 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment.
- a liquid crystal display device is described as an example of display device.
- the present disclosure is not limited to the liquid crystal display device.
- the present disclosure may be an organic electroluminescence display (OLED) device.
- OLED organic electroluminescence display
- FIG. 1 is a plan view illustrating a schematic configuration of display device 100 according to an exemplary embodiment.
- display device 100 of the present exemplary embodiment includes display region 10 that displays an image and frame region 20 disposed around display region 10 .
- First drive circuit 30 , inspection circuit 50 , and inspection drive circuit 60 are disposed in frame region 20 .
- first drive circuit 30 is a source line drive circuit or a gate line drive circuit. An example in which first drive circuit 30 is the source line drive circuit will be described in the present exemplary embodiment.
- FIG. 2 is a schematic diagram illustrating a disposition relationship of various wirings in display device 100 of the present exemplary embodiment.
- display device 100 includes a plurality of first wirings 31 extending in a first direction in display region 10 .
- first wiring 31 is a source line or a gate line.
- An example in which first wiring 31 is the source line will be described in the present exemplary embodiment.
- One end of each of the plurality of first wirings 31 is electrically connected to first drive circuit 30 in FIG. 1 .
- an inspection thin film transistor 53 is disposed at the other end of each of the plurality of first wirings 31 , and the plurality of first wirings 31 are connected to first inspection wiring 51 through inspection thin film transistors 53 .
- the other end of first inspection wiring 51 is electrically connected to inspection circuit 50 in FIG. 1 .
- second inspection wiring 52 is connected to a gate electrode of each of the plurality of inspection thin film transistors 53 .
- One end of the second inspection wiring 52 is connected to inspection drive circuit 60 in FIG. 1 , and at least a part of second inspection wiring 52 extends in the first direction in display region 10 .
- the area of frame region 20 in FIG. 1 can be reduced in display device 100 having a function of inspecting the wiring extending in display region 10 . That is, in display device 100 of the present disclosure, at least a part of second inspection wiring 52 through which a signal for turning on inspection thin film transistor 53 is transmitted is disposed in display region 10 , so that a space in which second inspection wiring 52 is disposed can be reduced in frame region 20 , and therefore the area of frame region 20 can be reduced.
- second drive circuit 40 is disposed in frame region 20 , in addition to first drive circuit 30 and inspection circuit 50 .
- inspection circuit 50 and inspection drive circuit 60 are disposed in first edge side region 20 A of frame region 20 .
- second drive circuit 40 is disposed in edge side region 20 C intersecting with first edge side region 20 A where first drive circuit 30 is disposed.
- second drive circuit 40 is a gate line drive circuit or a source line drive circuit. An example in which second drive circuit 40 is the gate line drive circuit will be described in the present exemplary embodiment.
- display device 100 includes a plurality of second wirings 41 extending in a second direction intersecting with the first direction.
- second wirings 41 is a gate line or a source line, and an example in which second wiring 41 is the gate line will be described in the present exemplary embodiment.
- the plurality of second wirings 41 are electrically connected to second drive circuit 40 in FIG. 1 .
- FIG. 3 is an equivalent circuit diagram illustrating a schematic configuration of display device 100 of the present exemplary embodiment.
- display device 100 includes source lines as the plurality of first wirings 31 extending in the first direction and gate lines as the plurality of second wirings 41 extending in the second direction.
- Thin film transistor 13 is provided at an intersection of each source line and each gate line.
- display device 100 a plurality of pixels 14 are arranged in the first direction and the second direction according to the intersections of the source lines and the gate lines.
- display device 100 includes a thin film transistor substrate, a color filter substrate, and a liquid crystal layer sandwiched between the two substrates.
- a plurality of pixel electrodes 15 are provided according to pixels 14 .
- Common electrode 16 common to pixels 14 is provided in the color filter substrate.
- Common electrode 16 may be provided in the thin film transistor substrate.
- a source signal is supplied from first drive circuit 30 in FIG. 1 to each source line (first wiring 31 ).
- a gate-on voltage is supplied from second drive circuit 40 in FIG. 1 to each gate line (second wiring 41 ).
- a common voltage is supplied from a common electrode drive circuit (not illustrated) to common electrode 16 through common line 17 .
- thin film transistor 13 connected to the gate line is turned on, and a source voltage that is the source signal is supplied to pixel electrode 15 through the source line connected to thin film transistor 13 .
- An electric field is generated by a difference between the source voltage supplied to pixel electrode 15 and the common voltage supplied to common electrode 16 .
- a liquid crystal is driven by the electric field to control transmittance of light emitted from a backlight, thereby displaying the image.
- a desired source voltage is supplied to the source line connected to pixel electrode 15 of pixel 14 corresponding to each of red, green, and blue colors that are formed by a stripe-shaped color filter.
- the inspection gate-on voltage is output from inspection drive circuit 60 in FIG. 1 , and supplied to the gate electrode of inspection thin film transistor 53 disposed in second edge side region 20 B (see FIG. 1 ) through second inspection wiring 52 in FIG. 2 , and inspection thin film transistor 53 to which the inspection gate-on voltage is supplied is turned on.
- one of the plurality of second inspection wirings 52 is connected to at least two inspection thin film transistors 53 as illustrated in FIG. 2 , at least two inspection thin film transistors 53 are turned on when the inspection gate-on voltage is supplied to one second inspection wiring 52 .
- the inspection gate-on voltage is supplied to second inspection wiring 52 B disposed second from the left in FIG. 2 , nine inspection thin film transistors 53 disposed first to ninth from the left in FIG. 2 are turned on.
- first wirings 31 disposed first, fourth, and seventh from the left and wiring 54 A extending in the second direction are electrically connected through three inspection thin film transistors 53 .
- the signal is transmitted from first wirings 31 disposed first, fourth, and seventh from the left to first inspection wiring 51 A. Presence or absence of a defect such as a short circuit can be inspected in first wirings 31 disposed first, fourth, and seventh from the left by measuring a voltage value or a current value using inspection circuit 50 connected to first inspection wiring 51 A.
- one of the plurality of first inspection wirings 51 is electrically connected to at least two inspection thin film transistors 53 , and at least two first wirings 31 connected to the at least two inspection thin film transistors 53 can be inspected using one first inspection wiring 51 .
- a number of first inspection wirings 51 can be decreased, and the plurality of first inspection wirings 51 can be arranged in a limited space of display region 10 .
- the presence or absence of the defect can be inspected in first wirings 31 disposed second, fifth, and eighth from the left by measuring the voltage value and the current value of first inspection wiring 51 B electrically connected through three inspection thin film transistors 53 and wiring 54 B using the inspection circuit 50 .
- the presence or absence of the defect can be inspected in first wirings 31 disposed third, sixth, and ninth from the left by measuring the voltage value and the current value of first inspection wiring 51 C electrically connected through three inspection thin film transistors 53 and wiring 54 C using the inspection circuit 50 .
- the plurality of inspection thin film transistors 53 in each of which the gate electrode is connected to second inspection wiring 52 are turn on by supplying the inspection gate-on voltage from the plurality of second inspection wirings 52 corresponding to each area.
- the presence or absence of the defect can be inspected in the plurality of first wirings 31 connected to the plurality of turned-on inspection thin film transistors 53 by measuring the current value and the voltage value that are transmitted through first inspection wiring 51 .
- second drive circuit 40 is disposed in edge side region 20 C intersecting with first edge side region 20 A where first drive circuit 30 is disposed.
- second drive circuit 40 may be disposed in first edge side region 20 A where first drive circuit 30 is disposed, or disposed in second edge side region 20 B that constitutes frame region 20 and is opposed to first edge side region 20 A.
- second drive circuit 40 is disposed in the first edge side region 20 A where first drive circuit 30 is disposed.
- display device 100 includes a plurality of lead-out lines 42 extending in the first direction in display region 10 .
- the plurality of lead-out lines 42 electrically connect each of the plurality of second wirings 41 and second drive circuit 40 .
- the gate-on voltage is supplied from second drive circuit 40 to the plurality of lead-out lines 42 , the gate-on voltage is supplied to second wiring 41 connected to lead-out line 42 , and thin film transistor 13 described above with reference to FIG. 3 is turned on.
- inspection drive circuit 60 and second drive circuit 40 described above with reference to FIGS. 1 and 2 are disposed in identical first edge side region 20 A, so that inspection drive circuit 60 can be included in second drive circuit 40 .
- Second drive circuit 40 including inspection drive circuit 60 supplies the gate-on voltage to lead-out line 42 A.
- the gate-on voltage is supplied to lead-out line 42 A
- the gate-on voltage is supplied to second wiring 41 A through lead-out line 42 A.
- thin film transistor 13 (see FIG. 3 ) connected to second wiring 41 A is turned on, and the source voltage that is the source signal is supplied to pixel electrode 15 through the source line connected to thin film transistor 13 .
- An electric field is generated by a difference between the source voltage supplied to pixel electrode 15 and the common voltage supplied to common electrode 16 .
- the liquid crystal is driven by the electric field to control the transmittance of the light emitted from the backlight, thereby displaying the image.
- second drive circuit 40 supplies the gate-on voltage to lead-out line 42 B.
- the supply of the gate-on voltage turns on thin film transistor 13 electrically connected to lead-out line 42 B, and the source voltage that is the source signal is supplied to pixel electrode 15 through the source line connected to thin film transistor 13 .
- Second drive circuit 40 sequentially repeats this operation from the supply of the gate-on voltage to the lead-out line 42 A to the supply of the gate-on voltage to lead-out line 42 G, whereby the image can be displayed in display region 10 .
- second drive circuit 40 including inspection drive circuit 60 inspects first wiring 31 during a blank time until the display of the next image.
- second drive circuit 40 supplies the inspection gate-on voltage to second inspection wirings 52 A to 52 E.
- the inspection gate-on voltage is supplied to second inspection wiring 52 B disposed second from the left in FIG. 5
- the nine inspection thin film transistors 53 disposed first to ninth from the left in FIG. 5 are turned on.
- second drive circuit 40 can include inspection drive circuit 60 , first wiring 31 can be inspected during the blank time until the display of the next image after the display of one image in display region 10 .
- the plurality of second inspection wirings 52 are disposed between the pixel electrodes in which the plurality of lead-out lines 42 are not disposed.
- second inspection wiring 52 is not disposed between first pixel electrode 15 A and second pixel electrode 15 B.
- lead-out line 42 is not disposed between third pixel electrode 15 C and fourth pixel electrode 15 D.
- second inspection wiring 52 and lead-out line 42 is decided according to the configuration of a subpixel included in one pixel.
- one second inspection wiring 52 or one lead-out line 42 is disposed for three first wirings 31 .
- one second inspection wiring 52 or one lead-out line 42 is disposed for two or four first wirings 31 .
- At least a part of the plurality of first inspection wirings 51 extends in the first direction in display region 10 , so that the space in which the inspection wiring 51 is disposed can be reduced in frame region 20 . Resultantly, the area of frame region 20 can further be reduced.
- the plurality of first inspection wirings 51 is disposed between the pixel electrodes in which the plurality of second inspection wirings 52 and the plurality of lead-out lines 42 are not disposed.
- first inspection wiring 51 A is disposed between fifth pixel electrode 15 E and sixth pixel electrode 15 F that are adjacent to each other in the second direction
- second inspection wiring 52 and lead-out line 42 are not disposed between fifth pixel electrode 15 E and sixth pixel electrode 15 F.
- first inspection wiring 51 is not disposed between first pixel electrode 15 A and second pixel electrode 15 B in which lead-out line 42 G is disposed. Similarly, desirably first inspection wiring 51 is not disposed between third pixel electrode 15 C and fourth pixel electrode 15 D in which second inspection wiring 52 A is disposed. Desirably the disposition of first inspection wiring 51 , second inspection wiring 52 , and lead-out line 42 is decided according to the configuration of the subpixel included in one pixel. For example, when the three subpixels are arranged in the second direction in one pixel like RGB, desirably one of one first inspection wiring 51 , one second inspection wiring 52 , and one lead-out line 42 is disposed for three first wirings 31 .
- one of one first inspection wiring 51 , one second inspection wiring 52 , and one lead-out line 42 is disposed for two or four first wirings 31 .
- the plurality of second inspection wirings 52 and the plurality of lead-out lines 42 are disposed in different regions, namely, the plurality of lead-out lines 42 are disposed in the left region in FIG. 5 , and the plurality of second inspection wirings 52 are disposed in the right region from the center.
- the present disclosure is not limited to the example of FIG. 5 .
- At least one of the plurality of second inspection wirings 52 extends between two lead-out lines 42 adjacent to each other among the plurality of lead-out lines 42 in planar view.
- second inspection wiring 52 B extends between lead-out lines 42 B, 42 C adjacent to each other
- second inspection wiring 52 C extends between lead-out lines 42 D, 42 E adjacent to each other.
- second inspection wiring 52 D extends between lead-out lines 42 F, 42 G adjacent to each other.
- each of the plurality of second inspection wirings 52 are dispersed and disposed in the second direction, so that routing of second inspection wiring 52 can be simplified in second edge side region 20 B in FIG. 4 . That is, each of the plurality of second inspection wirings 52 is disposed at a position close to the area to which each of the plurality of second inspection wirings 52 corresponds, so that the routing of second inspection wirings 52 can be simplified in second edge side region 20 B.
- second drive circuit 40 including inspection drive circuit 60 may inspect first wiring 31 during the blank time, or inspect the plurality of first wirings 31 while one image is displayed in display region 10 .
- second drive circuit 40 sequentially supplies the gate-on voltage or the inspection gate-on voltage in the order of second inspection wiring 52 A, lead-out lines 42 A, 42 B, second inspection wiring 52 B, lead-out lines 42 C, 42 D, . . . , and second inspection wiring 52 E from the left in the second direction of FIG. 6 , and the plurality of first wirings 31 may be inspected while one image is displayed in display region 10 .
- the plurality of first inspection wirings 51 are collectively disposed in the region on the right side in FIGS. 2, 5 , and 6 .
- the present disclosure is not limited to the examples of FIGS. 2, 5, and 6 .
- first inspection wiring 51 extends between two lead-out lines 42 adjacent to each other among the plurality of lead-out lines 42 in planar view.
- first inspection wiring 51 A extends between lead-out lines 42 B, 42 C adjacent to each other
- first inspection wiring 51 B extends between lead-out lines 42 F, 42 G adjacent to each other.
- the plurality of first inspection wirings 51 are dispersed and disposed in the second direction, so that the routing of second inspection wiring 52 can be simplified in second edge side region 20 B in FIG. 4 . That is, by eliminating the region where first inspection wirings 51 are collectively disposed, second inspection wiring 52 can be disposed in the region where first inspection wirings 51 are collectively disposed. For this reason, each of the plurality of second inspection wirings 52 is disposed at a position closer to the area to which each of the plurality of second inspection wirings 52 corresponds, so that the routing of second inspection wirings 52 can be simplified in second edge side region 20 B.
- second inspection wiring 52 is routed in second edge side region 20 B (see FIG. 4 ).
- the routing of second inspection wiring 52 can be simplified, and the area of frame region 20 can further be reduced.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
- Electroluminescent Light Sources (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Geometry (AREA)
Abstract
Description
- This application claims priority from Japanese application JP 2018-220971, filed Nov. 27, 2018. This Japanese application is incorporated herein by reference.
- The present invention relates to a display device.
- A display device described in Unexamined Japanese Patent Publication No. 2015-018144 includes a plurality of inspection transistors connected to inspect disconnection of a gate line and a data line. In a disconnection inspection process, the inspection transistor is turned on, and an amount of current passed through the inspection transistor and an amount of charge are measured, whereby the disconnection of the gate line and the data line can be inspected.
- However, in the conventional display device, there is a problem that an area of a frame region disposed around a display region of the display device is enlarged. That is, in the conventional configuration, the area of the frame region is enlarged according to the area where wiring is disposed to turn on the inspection transistor.
- The present disclosure has been made in view of the above circumstances, and an object of the present disclosure is to reduce the area of the frame region in the display device having the function of inspecting wiring extending in the display region.
- To solve the above problem, a display device according to a present disclosure comprises: a display region; a frame region disposed around the display region; a plurality of first wirings extending in a first direction in the display region; a first drive circuit electrically connected to one end of each of the plurality of first wirings; a first inspection wiring electrically connected to another end of each of the plurality of first wirings through each of a plurality of inspection thin film transistors; a second inspection wiring connected to a gate electrode of each of the plurality of inspection thin film transistors; an inspection drive circuit electrically connected to the second inspection wiring; and an inspection circuit electrically connected to the first inspection wiring, wherein at least a part of the second inspection wiring extends in the first direction in the display region.
- The liquid crystal display device according to the present disclosure can improve the aperture ratio in the lateral electric field system liquid crystal display device.
-
FIG. 1 is a plan view illustrating a schematic configuration of display device according to an exemplary embodiment. -
FIG. 2 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment. -
FIG. 3 is an equivalent circuit diagram illustrating a schematic configuration of display device according to the exemplary embodiment. -
FIG. 4 is a plan view illustrating a schematic configuration of display device according to another example of the exemplary embodiment. -
FIG. 5 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment. -
FIG. 6 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment. -
FIG. 7 is a schematic diagram illustrating a disposition relationship of various wirings in display device according to the exemplary embodiment. - Hereinafter, an exemplary embodiment of the present disclosure will be described with reference to the drawings. In the exemplary embodiment, a liquid crystal display device is described as an example of display device. However the present disclosure is not limited to the liquid crystal display device. For example the present disclosure may be an organic electroluminescence display (OLED) device.
-
FIG. 1 is a plan view illustrating a schematic configuration ofdisplay device 100 according to an exemplary embodiment. As illustrated inFIG. 1 ,display device 100 of the present exemplary embodiment includesdisplay region 10 that displays an image andframe region 20 disposed arounddisplay region 10.First drive circuit 30,inspection circuit 50, andinspection drive circuit 60 are disposed inframe region 20. For example,first drive circuit 30 is a source line drive circuit or a gate line drive circuit. An example in whichfirst drive circuit 30 is the source line drive circuit will be described in the present exemplary embodiment. -
FIG. 2 is a schematic diagram illustrating a disposition relationship of various wirings indisplay device 100 of the present exemplary embodiment. As illustrated inFIG. 2 ,display device 100 includes a plurality offirst wirings 31 extending in a first direction indisplay region 10. For example,first wiring 31 is a source line or a gate line. An example in whichfirst wiring 31 is the source line will be described in the present exemplary embodiment. One end of each of the plurality offirst wirings 31 is electrically connected tofirst drive circuit 30 inFIG. 1 . - As illustrated in
FIG. 2 , an inspectionthin film transistor 53 is disposed at the other end of each of the plurality offirst wirings 31, and the plurality offirst wirings 31 are connected tofirst inspection wiring 51 through inspectionthin film transistors 53. The other end offirst inspection wiring 51 is electrically connected toinspection circuit 50 inFIG. 1 . - As illustrated in
FIG. 2 ,second inspection wiring 52 is connected to a gate electrode of each of the plurality of inspectionthin film transistors 53. One end of thesecond inspection wiring 52 is connected toinspection drive circuit 60 inFIG. 1 , and at least a part ofsecond inspection wiring 52 extends in the first direction indisplay region 10. - With this configuration, the area of
frame region 20 inFIG. 1 can be reduced indisplay device 100 having a function of inspecting the wiring extending indisplay region 10. That is, indisplay device 100 of the present disclosure, at least a part of second inspection wiring 52 through which a signal for turning on inspectionthin film transistor 53 is transmitted is disposed indisplay region 10, so that a space in whichsecond inspection wiring 52 is disposed can be reduced inframe region 20, and therefore the area offrame region 20 can be reduced. - A more specific configuration of
display device 100 of the present exemplary embodiment will be described below with reference to the drawings. - As illustrated in
FIG. 1 , indisplay device 100 of the present exemplary embodiment,second drive circuit 40 is disposed inframe region 20, in addition tofirst drive circuit 30 andinspection circuit 50. In the example ofFIG. 1 ,inspection circuit 50 andinspection drive circuit 60 are disposed in firstedge side region 20A offrame region 20. Inframe region 20,second drive circuit 40 is disposed inedge side region 20C intersecting with firstedge side region 20A wherefirst drive circuit 30 is disposed. For example,second drive circuit 40 is a gate line drive circuit or a source line drive circuit. An example in whichsecond drive circuit 40 is the gate line drive circuit will be described in the present exemplary embodiment. - As illustrated in
FIG. 2 , indisplay region 10,display device 100 includes a plurality ofsecond wirings 41 extending in a second direction intersecting with the first direction. For example,second wirings 41 is a gate line or a source line, and an example in whichsecond wiring 41 is the gate line will be described in the present exemplary embodiment. The plurality ofsecond wirings 41 are electrically connected tosecond drive circuit 40 inFIG. 1 . -
FIG. 3 is an equivalent circuit diagram illustrating a schematic configuration ofdisplay device 100 of the present exemplary embodiment. As described above with reference toFIG. 2 ,display device 100 includes source lines as the plurality offirst wirings 31 extending in the first direction and gate lines as the plurality ofsecond wirings 41 extending in the second direction.Thin film transistor 13 is provided at an intersection of each source line and each gate line. - In
display device 100, a plurality ofpixels 14 are arranged in the first direction and the second direction according to the intersections of the source lines and the gate lines. Although not illustrated,display device 100 includes a thin film transistor substrate, a color filter substrate, and a liquid crystal layer sandwiched between the two substrates. In the thin film transistor substrate, a plurality ofpixel electrodes 15 are provided according topixels 14.Common electrode 16 common topixels 14 is provided in the color filter substrate.Common electrode 16 may be provided in the thin film transistor substrate. - A source signal is supplied from
first drive circuit 30 inFIG. 1 to each source line (first wiring 31). A gate-on voltage is supplied fromsecond drive circuit 40 inFIG. 1 to each gate line (second wiring 41). A common voltage is supplied from a common electrode drive circuit (not illustrated) tocommon electrode 16 throughcommon line 17. When the gate-on voltage is supplied to the gate line,thin film transistor 13 connected to the gate line is turned on, and a source voltage that is the source signal is supplied topixel electrode 15 through the source line connected tothin film transistor 13. An electric field is generated by a difference between the source voltage supplied topixel electrode 15 and the common voltage supplied tocommon electrode 16. Indisplay device 100, a liquid crystal is driven by the electric field to control transmittance of light emitted from a backlight, thereby displaying the image. In performing color display, a desired source voltage is supplied to the source line connected topixel electrode 15 ofpixel 14 corresponding to each of red, green, and blue colors that are formed by a stripe-shaped color filter. - An example of an inspection method of the present exemplary embodiment will be described below.
- The inspection gate-on voltage is output from
inspection drive circuit 60 inFIG. 1 , and supplied to the gate electrode of inspectionthin film transistor 53 disposed in secondedge side region 20B (seeFIG. 1 ) through second inspection wiring 52 inFIG. 2 , and inspectionthin film transistor 53 to which the inspection gate-on voltage is supplied is turned on. In the present exemplary embodiment, because one of the plurality of second inspection wirings 52 is connected to at least two inspectionthin film transistors 53 as illustrated inFIG. 2 , at least two inspectionthin film transistors 53 are turned on when the inspection gate-on voltage is supplied to onesecond inspection wiring 52. For example, when the inspection gate-on voltage is supplied tosecond inspection wiring 52B disposed second from the left inFIG. 2 , nine inspectionthin film transistors 53 disposed first to ninth from the left in FIG. 2 are turned on. - When the nine inspection
thin film transistors 53 disposed first to ninth from the left inFIG. 2 are turned on, for example,first wirings 31 disposed first, fourth, and seventh from the left andwiring 54A extending in the second direction are electrically connected through three inspectionthin film transistors 53. As illustrated inFIG. 2 , because wiring 54A extending in the second direction andfirst inspection wiring 51A are electrically connected to each other, the signal is transmitted fromfirst wirings 31 disposed first, fourth, and seventh from the left tofirst inspection wiring 51A. Presence or absence of a defect such as a short circuit can be inspected infirst wirings 31 disposed first, fourth, and seventh from the left by measuring a voltage value or a current value usinginspection circuit 50 connected tofirst inspection wiring 51A. As described above, in the present exemplary embodiment, one of the plurality of first inspection wirings 51 is electrically connected to at least two inspectionthin film transistors 53, and at least twofirst wirings 31 connected to the at least two inspectionthin film transistors 53 can be inspected using onefirst inspection wiring 51. With this configuration, a number of first inspection wirings 51 can be decreased, and the plurality of first inspection wirings 51 can be arranged in a limited space ofdisplay region 10. - Similarly, the presence or absence of the defect can be inspected in
first wirings 31 disposed second, fifth, and eighth from the left by measuring the voltage value and the current value offirst inspection wiring 51B electrically connected through three inspectionthin film transistors 53 andwiring 54B using theinspection circuit 50. The presence or absence of the defect can be inspected infirst wirings 31 disposed third, sixth, and ninth from the left by measuring the voltage value and the current value offirst inspection wiring 51C electrically connected through three inspectionthin film transistors 53 andwiring 54C using theinspection circuit 50. - Subsequently, when the inspection gate-on voltage is supplied to second inspection wiring 52A disposed first from the left in
FIG. 2 , nine inspectionthin film transistors 53 disposed tenth to eighteenth from the left inFIG. 2 are turned on, and the presence or absence of the defect can be inspected in ninefirst wirings 31 connected to nine inspectionthin film transistors 53. - As described above, the plurality of inspection
thin film transistors 53 in each of which the gate electrode is connected tosecond inspection wiring 52 are turn on by supplying the inspection gate-on voltage from the plurality of second inspection wirings 52 corresponding to each area. The presence or absence of the defect can be inspected in the plurality offirst wirings 31 connected to the plurality of turned-on inspectionthin film transistors 53 by measuring the current value and the voltage value that are transmitted throughfirst inspection wiring 51. - In the example of
FIG. 1 , inframe region 20,second drive circuit 40 is disposed inedge side region 20C intersecting with firstedge side region 20A wherefirst drive circuit 30 is disposed. Alternatively, as illustrated inFIG. 4 ,second drive circuit 40 may be disposed in firstedge side region 20A wherefirst drive circuit 30 is disposed, or disposed in secondedge side region 20B that constitutesframe region 20 and is opposed to firstedge side region 20A. In the examples ofFIGS. 4 and 5 ,second drive circuit 40 is disposed in the firstedge side region 20A wherefirst drive circuit 30 is disposed. - In the present exemplary embodiment, as illustrated in
FIG. 5 ,display device 100 includes a plurality of lead-outlines 42 extending in the first direction indisplay region 10. The plurality of lead-outlines 42 electrically connect each of the plurality ofsecond wirings 41 andsecond drive circuit 40. When the gate-on voltage is supplied fromsecond drive circuit 40 to the plurality of lead-outlines 42, the gate-on voltage is supplied tosecond wiring 41 connected to lead-out line 42, andthin film transistor 13 described above with reference toFIG. 3 is turned on. - In the present exemplary embodiment of
FIGS. 4 and 5 ,inspection drive circuit 60 andsecond drive circuit 40 described above with reference toFIGS. 1 and 2 are disposed in identical firstedge side region 20A, so thatinspection drive circuit 60 can be included insecond drive circuit 40. - An example of a series of operations relating to the image display in
display region 10 and the inspection offirst wiring 31 in the present exemplary embodiment inFIGS. 4 and 5 will be described below. -
Second drive circuit 40 includinginspection drive circuit 60 supplies the gate-on voltage to lead-outline 42A. When the gate-on voltage is supplied to lead-outline 42A, the gate-on voltage is supplied tosecond wiring 41A through lead-outline 42A. With the supply of the gate-on voltage, thin film transistor 13 (seeFIG. 3 ) connected tosecond wiring 41A is turned on, and the source voltage that is the source signal is supplied topixel electrode 15 through the source line connected tothin film transistor 13. An electric field is generated by a difference between the source voltage supplied topixel electrode 15 and the common voltage supplied tocommon electrode 16. The liquid crystal is driven by the electric field to control the transmittance of the light emitted from the backlight, thereby displaying the image. - Subsequently,
second drive circuit 40 supplies the gate-on voltage to lead-outline 42B. The supply of the gate-on voltage turns onthin film transistor 13 electrically connected to lead-outline 42B, and the source voltage that is the source signal is supplied topixel electrode 15 through the source line connected tothin film transistor 13. -
Second drive circuit 40 sequentially repeats this operation from the supply of the gate-on voltage to the lead-outline 42A to the supply of the gate-on voltage to lead-out line 42G, whereby the image can be displayed indisplay region 10. - After displaying one image in
display region 10,second drive circuit 40 includinginspection drive circuit 60 inspectsfirst wiring 31 during a blank time until the display of the next image. - Specifically, after supplying the gate-on voltage to lead-out
lines 42A to 42G,second drive circuit 40 supplies the inspection gate-on voltage tosecond inspection wirings 52A to 52E. For example, when the inspection gate-on voltage is supplied tosecond inspection wiring 52B disposed second from the left inFIG. 5 , the nine inspectionthin film transistors 53 disposed first to ninth from the left inFIG. 5 are turned on. - The flow of the subsequent inspection is as described above with reference to
FIG. 2 . - In the configuration of
FIGS. 4 and 5 ,second drive circuit 40 can includeinspection drive circuit 60,first wiring 31 can be inspected during the blank time until the display of the next image after the display of one image indisplay region 10. - Desirably the plurality of second inspection wirings 52 are disposed between the pixel electrodes in which the plurality of lead-out
lines 42 are not disposed. As a specific example, as illustrated inFIG. 5 , when lead-out line 42G is disposed betweenfirst pixel electrode 15A and second pixel electrode 15B that are adjacent to each other in the second direction, desirablysecond inspection wiring 52 is not disposed betweenfirst pixel electrode 15A and second pixel electrode 15B. When second inspection wiring 52A is disposed betweenthird pixel electrode 15C and fourth pixel electrode 15D that are adjacent to each other, desirably lead-out line 42 is not disposed betweenthird pixel electrode 15C and fourth pixel electrode 15D. Desirably the disposition ofsecond inspection wiring 52 and lead-out line 42 is decided according to the configuration of a subpixel included in one pixel. For example, when three subpixels are arranged in the second direction in one pixel like RGB, desirably one second inspection wiring 52 or one lead-out line 42 is disposed for threefirst wirings 31. For example, when four subpixels are arranged in the second direction in one pixel like RGBW, desirably one second inspection wiring 52 or one lead-out line 42 is disposed for two or fourfirst wirings 31. - With this configuration, ununiformity of an aperture ratio among the plurality of pixels included in
display device 100 can be prevented. That is, ununiformity of the total number of second inspection wirings 52 and lead-outlines 42 that traverse one pixel is prevented by adopting this configuration, so that the ununiformity of the aperture ratio among the plurality of pixels included indisplay device 100 can be prevented. - As illustrated in
FIG. 5 , at least a part of the plurality of first inspection wirings 51 extends in the first direction indisplay region 10, so that the space in which theinspection wiring 51 is disposed can be reduced inframe region 20. Resultantly, the area offrame region 20 can further be reduced. - As described above, in the configuration in which at least a part of the plurality of first inspection wirings 51 is disposed in
display region 10, desirably the plurality of first inspection wirings 51 is disposed between the pixel electrodes in which the plurality of second inspection wirings 52 and the plurality of lead-outlines 42 are not disposed. As a specific example, as illustrated inFIG. 5 , whenfirst inspection wiring 51A is disposed betweenfifth pixel electrode 15E andsixth pixel electrode 15F that are adjacent to each other in the second direction, desirablysecond inspection wiring 52 and lead-out line 42 are not disposed betweenfifth pixel electrode 15E andsixth pixel electrode 15F. Desirablyfirst inspection wiring 51 is not disposed betweenfirst pixel electrode 15A and second pixel electrode 15B in which lead-out line 42G is disposed. Similarly, desirablyfirst inspection wiring 51 is not disposed betweenthird pixel electrode 15C and fourth pixel electrode 15D in which second inspection wiring 52A is disposed. Desirably the disposition offirst inspection wiring 51,second inspection wiring 52, and lead-out line 42 is decided according to the configuration of the subpixel included in one pixel. For example, when the three subpixels are arranged in the second direction in one pixel like RGB, desirably one of onefirst inspection wiring 51, onesecond inspection wiring 52, and one lead-out line 42 is disposed for threefirst wirings 31. For example, when the four subpixels are arranged in the second direction in one pixel like RGBW, desirably one of onefirst inspection wiring 51, onesecond inspection wiring 52, and one lead-out line 42 is disposed for two or fourfirst wirings 31. - With this configuration, ununiformity of an aperture ratio among the plurality of pixels included in
display device 100 can be prevented. That is, the ununiformity of the total number offirst inspection wiring 51, second inspection wirings 52, and lead-outlines 42 that traverse one pixel is prevented by adopting this configuration, so that the ununiformity of the aperture ratio among the plurality of pixels included indisplay device 100 can be prevented. - In the example of
FIG. 5 , the plurality of second inspection wirings 52 and the plurality of lead-outlines 42 are disposed in different regions, namely, the plurality of lead-outlines 42 are disposed in the left region inFIG. 5 , and the plurality of second inspection wirings 52 are disposed in the right region from the center. However, the present disclosure is not limited to the example ofFIG. 5 . - For example, in a configuration of
FIG. 6 , at least one of the plurality of second inspection wirings 52 extends between two lead-outlines 42 adjacent to each other among the plurality of lead-outlines 42 in planar view. As a specific example,second inspection wiring 52B extends between lead-outlines lines second inspection wiring 52D extends between lead-outlines - With this configuration, the plurality of second inspection wirings 52 are dispersed and disposed in the second direction, so that routing of second inspection wiring 52 can be simplified in second
edge side region 20B inFIG. 4 . That is, each of the plurality of second inspection wirings 52 is disposed at a position close to the area to which each of the plurality of second inspection wirings 52 corresponds, so that the routing of second inspection wirings 52 can be simplified in secondedge side region 20B. - In the configuration example of
FIG. 6 ,second drive circuit 40 includinginspection drive circuit 60 may inspectfirst wiring 31 during the blank time, or inspect the plurality offirst wirings 31 while one image is displayed indisplay region 10. As a specific example,second drive circuit 40 sequentially supplies the gate-on voltage or the inspection gate-on voltage in the order of second inspection wiring 52A, lead-outlines second inspection wiring 52B, lead-outlines second inspection wiring 52E from the left in the second direction ofFIG. 6 , and the plurality offirst wirings 31 may be inspected while one image is displayed indisplay region 10. - In the examples of
FIGS. 2, 5, and 6 , the plurality of first inspection wirings 51 are collectively disposed in the region on the right side inFIGS. 2, 5 , and 6. However, the present disclosure is not limited to the examples ofFIGS. 2, 5, and 6 . - For example, in a configuration of
FIG. 7 , at least one of the plurality of first inspection wirings 51 extends between two lead-outlines 42 adjacent to each other among the plurality of lead-outlines 42 in planar view. As a specific example,first inspection wiring 51A extends between lead-outlines first inspection wiring 51B extends between lead-outlines - With this configuration, the plurality of first inspection wirings 51 are dispersed and disposed in the second direction, so that the routing of second inspection wiring 52 can be simplified in second
edge side region 20B inFIG. 4 . That is, by eliminating the region where first inspection wirings 51 are collectively disposed, second inspection wiring 52 can be disposed in the region where first inspection wirings 51 are collectively disposed. For this reason, each of the plurality of second inspection wirings 52 is disposed at a position closer to the area to which each of the plurality of second inspection wirings 52 corresponds, so that the routing of second inspection wirings 52 can be simplified in secondedge side region 20B. - That is, in the configurations of
FIGS. 2, 5, and 6 , a part ofsecond inspection wiring 52 is routed in secondedge side region 20B (seeFIG. 4 ). On the other hand, in the configuration ofFIG. 7 , the routing of second inspection wiring 52 can be simplified, and the area offrame region 20 can further be reduced. - In the above, the specific embodiments of the present application have been described, but the present application is not limited to the above-mentioned embodiments, and various modifications may be made as appropriate without departing from the spirit of the present application.
Claims (12)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018-220971 | 2018-11-27 | ||
JPJP2018-220971 | 2018-11-27 | ||
JP2018220971A JP2020086150A (en) | 2018-11-27 | 2018-11-27 | Display device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200166786A1 true US20200166786A1 (en) | 2020-05-28 |
US11187927B2 US11187927B2 (en) | 2021-11-30 |
Family
ID=70770674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/688,004 Active 2040-02-27 US11187927B2 (en) | 2018-11-27 | 2019-11-19 | Display device |
Country Status (2)
Country | Link |
---|---|
US (1) | US11187927B2 (en) |
JP (1) | JP2020086150A (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4659180B2 (en) * | 2000-07-12 | 2011-03-30 | シャープ株式会社 | Display device |
JP6257192B2 (en) | 2013-07-12 | 2018-01-10 | 三菱電機株式会社 | Array substrate, inspection method thereof, and liquid crystal display device |
KR20160102644A (en) * | 2015-02-23 | 2016-08-31 | 삼성전자주식회사 | Detecting method of substandard state and display module and electronic device operating the same |
-
2018
- 2018-11-27 JP JP2018220971A patent/JP2020086150A/en active Pending
-
2019
- 2019-11-19 US US16/688,004 patent/US11187927B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US11187927B2 (en) | 2021-11-30 |
JP2020086150A (en) | 2020-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102616204B1 (en) | Transparent display device and transparent display panel | |
KR102468366B1 (en) | Organic Light Emitting Diode Display Device | |
US9568791B2 (en) | Liquid crystal display device | |
JP4860699B2 (en) | Display panel and display device having the same | |
US9262953B2 (en) | Display device and display panel | |
US20170337859A1 (en) | Display panel | |
US20140132873A1 (en) | Active matrix display device | |
US10607557B2 (en) | Thin film transistor liquid crystal display device comprising a dual gate array substrate to reduce drive circuitry and a driving method thereof | |
US10401698B2 (en) | Display device comprising a plurality of common wirings each having an associated connecting portion disposed in a common plane with one another | |
KR20160094556A (en) | Inspecting appratus for display panel and display apparatus having the same | |
JP2019045686A (en) | Display device | |
KR20150005105A (en) | Display device | |
US20160343279A1 (en) | Display device | |
KR102274024B1 (en) | Organic light emitting display device and method for manufacturing the same | |
JP5585102B2 (en) | Active matrix display panel substrate and liquid crystal display panel using the same | |
US11187927B2 (en) | Display device | |
WO2013080520A1 (en) | Display device | |
WO2016185642A1 (en) | Display panel | |
JP5138999B2 (en) | Display device | |
KR102203532B1 (en) | Transparent display device and transparent display panel | |
KR20160073690A (en) | LIQUID CRYSTAL DISPLAY DEVICE having white pixel | |
KR20220091003A (en) | Display device | |
CN115705815A (en) | Display panel and display apparatus including the same | |
KR20190124036A (en) | Display panel and display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
AS | Assignment |
Owner name: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:YABUKI, HIROYUKI;REEL/FRAME:052033/0639 Effective date: 20190930 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.;REEL/FRAME:064292/0775 Effective date: 20230707 |