US20200005697A1 - Display apparatus and inter-chip bus thereof - Google Patents
Display apparatus and inter-chip bus thereof Download PDFInfo
- Publication number
- US20200005697A1 US20200005697A1 US16/394,200 US201916394200A US2020005697A1 US 20200005697 A1 US20200005697 A1 US 20200005697A1 US 201916394200 A US201916394200 A US 201916394200A US 2020005697 A1 US2020005697 A1 US 2020005697A1
- Authority
- US
- United States
- Prior art keywords
- timing controller
- controller embedded
- level
- driver
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 15
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 235000015096 spirit Nutrition 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1345—Conductors connecting electrodes to cell terminals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0202—Addressing of scan or signal lines
- G09G2310/0221—Addressing of scan or signal lines with use of split matrices
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0252—Improving the response speed
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/08—Details of image data interface between the display device controller and the data line driver circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/12—Synchronisation between the display unit and other units, e.g. other display units, video-disc players
Definitions
- the invention relates to a display apparatus; in particular, to a display apparatus and an inter-chip bus thereof.
- an inter-chip interface is required between a master timing controller embedded driver (TED) and a slave timing controller embedded driver to achieve display synchronization between the timing controller embedded drivers.
- TED master timing controller embedded driver
- slave timing controller embedded driver to achieve display synchronization between the timing controller embedded drivers.
- a serial peripheral interface bus SPI is disposed between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED to exchange video data between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED.
- a first wire L 1 to a fifth wire L 5 are also disposed between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED to transmit a vertical synchronization signal VS, a horizontal synchronization signal HS, an output polarity signal PS, a horizontal line processing signal HL and a fault flag signal FS.
- the vertical synchronization signal VS, the horizontal synchronization signal HS and the output polarity signal PS are transmitted from the master timing controller embedded driver MTED to the slave timing controller embedded driver STED.
- FIG. 2 an embodiment of the vertical synchronization signal VS and the horizontal synchronization signal HS is illustrated.
- the rising edge of the vertical synchronization signal VS is aligned with one falling edge of the horizontal synchronization signals HS;
- the falling edge of the vertical synchronization signal VS is aligned with another falling edge of the horizontal synchronization signal HS.
- the inter-chip interface between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED needs five wires (the first wire L 1 to the fifth wire L 5 ), the circuit structure of the inter-chip interface will become relatively complicated, which not only requires a large wafer area, but also increases the production cost.
- the invention provides a display apparatus and an inter-chip bus thereof to solve the above-mentioned problems of the prior arts.
- a preferred embodiment of the invention is a display apparatus.
- the display apparatus includes a display panel, a master timing controller embedded driver (TED), N slave TEDs and an inter-chip bus.
- N is a positive integer.
- the display panel has (N+1) display areas.
- the master TED is disposed corresponding to a first display area.
- the N slave TEDs are disposed corresponding to a second display area to a (N+1)-th display area respectively and controlled by the master TED.
- the inter-chip bus includes a first wire and a second wire.
- the first wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a clock signal.
- the second wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a data signal.
- the display apparatus further includes a gate driver, the gate driver is coupled to a specific slave timing controller embedded driver of the N slave timing controller embedded drivers and controlled by the specific slave timing controller embedded driver.
- the specific slave timing controller embedded driver is closest to the gate driver.
- a vertical synchronization signal is determined according to the clock signal and the data signal.
- the vertical synchronization signal is also a reset signal of the inter-chip bus.
- a horizontal synchronization signal is determined according to the clock signal and the data signal.
- the horizontal synchronization signal is also a reset signal of the inter-chip bus.
- a valid data transaction or a control command is determined according to the clock signal and the data signal.
- the master timing controller embedded driver in a startup state can propose a request of writing to the N slave timing controller embedded drivers.
- the master timing controller embedded driver in a startup state can propose a request of writing or reading to a specific slave timing controller embedded driver of the N slave timing controller embedded drivers.
- the specific slave timing controller embedded driver when the specific slave timing controller embedded driver is in the startup state in response to the request for writing or reading of the master timing controller embedded driver, the specific slave timing controller embedded driver returns a reply data.
- the display apparatus further includes a circuit board, the first wire and the second wire are disposed on the circuit board and coupled to the master timing controller embedded driver and the N slave timing controller embedded drivers respectively.
- the inter-chip bus is applied to a display apparatus including a display panel, a master timing controller embedded driver and N slave timing controller embedded drivers.
- the display panel has (N+1) display areas, wherein N is a positive integer.
- the master timing controller embedded driver is disposed corresponding to a first display area of the (N+1) display areas.
- the N slave timing controller embedded drivers is disposed corresponding to a second display area to a (N+1)-th display area of the (N+1) display areas respectively and controlled by the master timing controller embedded driver.
- the inter-chip bus includes a first wire and a second wire.
- the first wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a clock signal.
- the second wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a data signal.
- the inter-chip interface between the master timing controller embedded driver and the slave timing controller embedded drivers only needs an inter-chip bus including two wires to achieve the display synchronization between the master timing controller embedded driver and the slave timing controller embedded drivers. Since the circuit structure of the inter-chip interface becomes simpler, not only the occupied wafer area can be greatly reduced, but also the production cost can be effectively reduced to enhance its market competitiveness.
- FIG. 1 illustrates a schematic diagram showing the serial peripheral interface bus disposed between the master timing controller embedded driver and the slave timing controller embedded driver includes five wires in the prior art.
- FIG. 2 illustrates an embodiment of the vertical synchronization signal and the horizontal synchronization signal in FIG. 1 .
- FIG. 3 illustrates a schematic diagram of a display apparatus in accordance with an embodiment of the invention.
- FIG. 4 illustrates a schematic diagram showing the inter-chip bus disposed between the master timing controller embedded driver and the slave timing controller embedded drivers only needs to include two wires.
- FIG. 5 illustrates a schematic diagram showing when the data signal is changed from low-level to high-level and corresponds to the clock signal at high-level, the vertical synchronization signal is determined according to the clock signal and the data signal.
- FIG. 6 illustrates a schematic diagram showing when the data signal is changed from high-level to low-level and corresponds to the clock signal at high-level, a horizontal synchronization signal is determined according to the clock signal and the data signal.
- FIG. 7 illustrates a schematic diagram showing when a time that the data signal is changed from low-level to high-level is earlier than a time that the clock signal is changed from low-level to high-level and a time that the data signal is changed from high-level to low-level is later than a time that the clock signal is changed from high-level to low-level, a valid data transaction or a control command is determined according to the clock signal and the data signal.
- FIG. 8 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to all slave timing controller embedded drivers.
- FIG. 9 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to a specific slave timing controller embedded driver.
- FIG. 10 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for reading to a specific slave timing controller embedded driver.
- FIG. 11 illustrates a timing diagram showing the specific slave timing controller embedded driver returns a reply data in response to the request for writing or reading of the master timing controller embedded driver.
- a preferred embodiment of the invention is a display apparatus.
- the display apparatus can be a thin-film transistor liquid crystal display (TFT-LCD), a flexible display or a curved display, but not limited to this.
- TFT-LCD thin-film transistor liquid crystal display
- flexible display or a curved display, but not limited to this.
- FIG. 3 illustrates a schematic diagram of a display apparatus in this embodiment.
- the display apparatus 3 includes a display panel PL, a master timing controller embedded driver MTED, N slave timing controller embedded drivers STED 1 to STED 3 , an inter-chip bus ICB and a gate driver GD.
- the display panel has (N+1) display areas DA 1 to DA 4 .
- the master timing controller embedded driver MTED is disposed corresponding to the first display area DA 1 .
- the N slave timing controller embedded drivers STED 1 to STED 3 are disposed corresponding to the second display area DA 2 to the (N+1)th display area DA 4 respectively and controlled by the master timing controller embedded driver MTED.
- the inter-chip bus ICB includes a first wire L 1 and a second wire L 2 .
- the first wire L 1 is coupled between the master timing controller embedded driver MTED and the N slave timing controller embedded drivers STED 1 ⁇ STED 3 for bidirectionally transmitting a clock signal IBCLK;
- the second wire L 2 is coupled between the master timing controller embedded driver MTED and the N slave timing controller embedded drivers STED 1 ⁇ STED 3 for bidirectional transmitting a data signal IBDATA.
- the gate driver GD is coupled to a specific slave timing controller embedded driver of the N slave timing controller embedded drivers STED 1 to STED 3 and controlled by the specific slave timing controller embedded driver.
- the specific slave timing controller embedded driver can be the slave timing controller embedded driver STED 3 which is closest to the gate driver GD among the N slave timing controller embedded drivers STED 1 to STED 3 , but not limited to this.
- the display apparatus 3 further includes a circuit board PCB.
- the circuit board PCB can be coupled to the display panel PL through the flexible board FPC.
- the first wire L 1 and the second wire L 2 can be disposed on the circuit board PCB and coupled to the master timing controller embedded driver MTED and the N slave timing controller embedded drivers STED 1 to STED 3 respectively.
- a connector CNT can be disposed on the circuit board PCB for connecting wires transmitting other signals (such as the hot plug detection signal HPD, the sound source signal AUX and the main channel signal ML, etc.) to the outside.
- the inter-chip bus ICB disposed between the master timing controller embedded driver MTED and the slave timing controller embedded drivers STED includes the first wire L 1 and the second wire L 2 .
- the first wire L 1 is coupled between the master timing controller embedded driver MTED and the slave timing controller embedded drivers STED for bidirectionally transmitting the clock signal IBCLK;
- the second wire L 2 is coupled to the master timing controller embedded driver MTED and the slave timing controller embedded drivers STED for bidirectionally transmitting the data signal IBDATA.
- the vertical synchronization signal VS can be determined according to the corresponding relationship between the clock signal IBCLK and the data signal IBDATA.
- the vertical synchronization signal VS can also be a reset signal of the inter-chip bus ICB, but not limited to this.
- the horizontal synchronization signal HS can be determined according to the corresponding relationship between the clock signal IBCLK and the data signal IBDATA.
- the horizontal synchronization signal HS can also be a reset signal of the inter-chip bus ICB, but not limited to this.
- the time (e.g., T 1 ) that the data signal IBDATA transmitted by the second wire L 2 is changed from low-level to high-level is earlier than the time (e.g., T 2 ) that the clock signal IBCLK transmitted by the first wire L 1 is changed from low-level to high-level and the time (e.g., T 4 ) that the data signal IBDATA transmitted by the second wire L 2 is changed from high-level to low-level is later than the time (e.g., T 3 ) that the clock signal IBCLK transmitted by the first wire L 1 is changed from high-level to low-level, it represents that the valid data transaction or the control command can be determined according to the corresponding relationship between the clock signal IBCLK and the data signal IBDATA.
- FIG. 8 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to all slave timing controller embedded drivers.
- FIG. 9 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to a specific slave timing controller embedded driver.
- FIG. 10 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for reading to a specific slave timing controller embedded driver.
- FIG. 11 illustrates a timing diagram showing the specific slave timing controller embedded driver returns a reply data in response to the request for writing or reading of the master timing controller embedded driver.
- the clock signal IBCLK transmitted by the first wire L 1 is maintained at constant period, and the data signal IBDATA transmitted by the second wire L 2 can be changed according to different operating states to indicate different operating states respectively.
- the first two periods of the data signal IBDATA are used to indicate that the master timing controller embedded driver is in the startup state MSC or the slave timing controller embedded driver is in the startup state SSC.
- the first two periods of the data signal IBDATA are sequentially high-level and low-level, which means that the master timing controller embedded driver is in the startup state MSC, but not limited to this; in FIG. 11 , the first two periods of the data signal IBDATA are sequentially low-level and high-level, which means that the slave timing controller embedded driver is in the startup state SSC, but not limited to this.
- the first two periods of the data signal IBDATA can indicate that the master timing controller embedded driver is in the startup state MSC or the slave timing controller embedded driver is in the startup state SSC respectively by any two different high-level and low-level types, but not limited to this.
- the master timing controller embedded driver When the master timing controller embedded driver is in the startup state MSC, it needs to be further determined whether the master timing controller embedded driver MTED should broadcast.
- the third period of the data signal IBDATA is at high-level, that is to say, the control command is a broadcast enable signal, which represents that the master timing controller embedded driver MTED is in the broadcast enable state BCE, but not limited to this; in FIG. 9 to FIG. 10 , the third period of the data signal IBDATA is at low-level, that is to say, the control command is a broadcast disable signal, which represents that the master timing controller embedded driver MTED is in the broadcast disabled state BCD, but not limited to this.
- the third period of the data signal IBDATA at high-level can be also defined as the master timing controller embedded driver MTED is in the broadcast disabled state BCD and the third period of the data signal IBDATA at low-level can be also defined as the master timing controller embedded driver MTED is in the broadcast enable state BCE, depending on the actual needs.
- the master timing controller embedded driver MTED is in the broadcast enable state BCE, and the fourth period and the fifth period of the data signal IBDATA are both at high-level, which represents all slave timing controller embedded drivers ALL; the sixth period of the data signal IBDATA is at high-level, which represents the request for writing W. Therefore, the master timing controller embedded driver MTED in the broadcast enable state BCE can make the request for writing W to all slave timing controller embedded drivers STED 1 ⁇ STED 3 .
- the data signal IBDATA also includes a data address DA and a write data WD.
- the master timing controller embedded driver MTED is in the broadcast disabled state BCD, and the fourth period and the fifth period of the data signal IBDATA represent the address of the specific slave timing controller embedded driver, for example:
- the master timing controller embedded driver MTED in the broadcast disable state BCD can make the request for writing to the specific slave timing controller embedded driver STED 1 , STED 2 or STED 3 .
- the data signal IBDATA also includes the data address DA and the write data WD.
- the master timing controller embedded driver MTED is in the broadcast disabled state BCD, and the fourth period and the fifth period of the data signal IBDATA are both at high-level, it represents the specific slave timing controller embedded driver SDA; the sixth period of the data signal IBDATA is at low-level, it represents that the request for reading R is made. Therefore, the master timing controller embedded driver MTED in the broadcast disable state BCD can make the request for reading R to the specific slave timing controller embedded driver SDA. After the request for reading R, the data signal IBDATA also includes the data address DA.
- the sixth period of the data signal IBDATA at low-level can be also defined as the request for writing W and the sixth period of the data signal IBDATA at high-level can be also defined as the request for reading, depending on the actual needs.
- the slave timing controller embedded driver is in the startup state SSC, and the fourth period and the fifth period of the data signal IBDATA are both at high-level, it represents the specific slave timing controller embedded driver SDA.
- the specific slave timing controller embedded driver SDA can return a reply data RD in response to the request for writing or reading made by the master timing controller embedded driver MTED.
- the inter-chip interface between the master timing controller embedded driver and the slave timing controller embedded drivers only needs an inter-chip bus including two wires to achieve the display synchronization between the master timing controller embedded driver and the slave timing controller embedded drivers. Since the circuit structure of the inter-chip interface becomes simpler, not only the occupied wafer area can be greatly reduced, but also the production cost can be effectively reduced to enhance its market competitiveness.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Optics & Photonics (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
- The invention relates to a display apparatus; in particular, to a display apparatus and an inter-chip bus thereof.
- In general, an inter-chip interface is required between a master timing controller embedded driver (TED) and a slave timing controller embedded driver to achieve display synchronization between the timing controller embedded drivers.
- For example, as shown in
FIG. 1 , a serial peripheral interface bus SPI is disposed between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED to exchange video data between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED. - In addition, as shown in
FIG. 1 , a first wire L1 to a fifth wire L5 are also disposed between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED to transmit a vertical synchronization signal VS, a horizontal synchronization signal HS, an output polarity signal PS, a horizontal line processing signal HL and a fault flag signal FS. The vertical synchronization signal VS, the horizontal synchronization signal HS and the output polarity signal PS are transmitted from the master timing controller embedded driver MTED to the slave timing controller embedded driver STED. - As shown in
FIG. 2 , an embodiment of the vertical synchronization signal VS and the horizontal synchronization signal HS is illustrated. As shown inFIG. 2 , at the time T1, the rising edge of the vertical synchronization signal VS is aligned with one falling edge of the horizontal synchronization signals HS; at time T2, the falling edge of the vertical synchronization signal VS is aligned with another falling edge of the horizontal synchronization signal HS. - However, since the inter-chip interface between the master timing controller embedded driver MTED and the slave timing controller embedded driver STED needs five wires (the first wire L1 to the fifth wire L5), the circuit structure of the inter-chip interface will become relatively complicated, which not only requires a large wafer area, but also increases the production cost.
- Therefore, the invention provides a display apparatus and an inter-chip bus thereof to solve the above-mentioned problems of the prior arts.
- A preferred embodiment of the invention is a display apparatus. In this embodiment, the display apparatus includes a display panel, a master timing controller embedded driver (TED), N slave TEDs and an inter-chip bus. N is a positive integer. The display panel has (N+1) display areas. The master TED is disposed corresponding to a first display area. The N slave TEDs are disposed corresponding to a second display area to a (N+1)-th display area respectively and controlled by the master TED. The inter-chip bus includes a first wire and a second wire. The first wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a clock signal. The second wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a data signal.
- In an embodiment, the display apparatus further includes a gate driver, the gate driver is coupled to a specific slave timing controller embedded driver of the N slave timing controller embedded drivers and controlled by the specific slave timing controller embedded driver.
- In an embodiment, among the N slave timing controller embedded drivers, the specific slave timing controller embedded driver is closest to the gate driver.
- In an embodiment, when the data signal is changed from low-level to high-level and corresponds to the clock signal at high-level, a vertical synchronization signal is determined according to the clock signal and the data signal.
- In an embodiment, the vertical synchronization signal is also a reset signal of the inter-chip bus.
- In an embodiment, when the data signal is changed from high-level to low-level and corresponds to the clock signal at high-level, a horizontal synchronization signal is determined according to the clock signal and the data signal.
- In an embodiment, the horizontal synchronization signal is also a reset signal of the inter-chip bus.
- In an embodiment, when a time that the data signal is changed from low-level to high-level is earlier than a time that the clock signal is changed from low-level to high-level and a time that the data signal is changed from high-level to low-level is later than a time that the clock signal is changed from high-level to low-level, a valid data transaction or a control command is determined according to the clock signal and the data signal.
- In an embodiment, when the control command is a broadcast enable signal, the master timing controller embedded driver in a startup state can propose a request of writing to the N slave timing controller embedded drivers.
- In an embodiment, when the control command is a broadcast disable signal, the master timing controller embedded driver in a startup state can propose a request of writing or reading to a specific slave timing controller embedded driver of the N slave timing controller embedded drivers.
- In an embodiment, when the specific slave timing controller embedded driver is in the startup state in response to the request for writing or reading of the master timing controller embedded driver, the specific slave timing controller embedded driver returns a reply data.
- In an embodiment, the display apparatus further includes a circuit board, the first wire and the second wire are disposed on the circuit board and coupled to the master timing controller embedded driver and the N slave timing controller embedded drivers respectively.
- Another preferred embodiment of the invention is an inter-chip bus. In this embodiment, the inter-chip bus is applied to a display apparatus including a display panel, a master timing controller embedded driver and N slave timing controller embedded drivers. The display panel has (N+1) display areas, wherein N is a positive integer. The master timing controller embedded driver is disposed corresponding to a first display area of the (N+1) display areas. The N slave timing controller embedded drivers is disposed corresponding to a second display area to a (N+1)-th display area of the (N+1) display areas respectively and controlled by the master timing controller embedded driver. The inter-chip bus includes a first wire and a second wire. The first wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a clock signal. The second wire is coupled between the master timing controller embedded driver and the N slave timing controller embedded drivers and used for bi-directionally transmitting a data signal.
- Compared to the prior art, in the display apparatus of the invention, the inter-chip interface between the master timing controller embedded driver and the slave timing controller embedded drivers only needs an inter-chip bus including two wires to achieve the display synchronization between the master timing controller embedded driver and the slave timing controller embedded drivers. Since the circuit structure of the inter-chip interface becomes simpler, not only the occupied wafer area can be greatly reduced, but also the production cost can be effectively reduced to enhance its market competitiveness.
- The advantage and spirit of the invention may be understood by the following detailed descriptions together with the appended drawings.
-
FIG. 1 illustrates a schematic diagram showing the serial peripheral interface bus disposed between the master timing controller embedded driver and the slave timing controller embedded driver includes five wires in the prior art. -
FIG. 2 illustrates an embodiment of the vertical synchronization signal and the horizontal synchronization signal inFIG. 1 . -
FIG. 3 illustrates a schematic diagram of a display apparatus in accordance with an embodiment of the invention. -
FIG. 4 illustrates a schematic diagram showing the inter-chip bus disposed between the master timing controller embedded driver and the slave timing controller embedded drivers only needs to include two wires. -
FIG. 5 illustrates a schematic diagram showing when the data signal is changed from low-level to high-level and corresponds to the clock signal at high-level, the vertical synchronization signal is determined according to the clock signal and the data signal. -
FIG. 6 illustrates a schematic diagram showing when the data signal is changed from high-level to low-level and corresponds to the clock signal at high-level, a horizontal synchronization signal is determined according to the clock signal and the data signal. -
FIG. 7 illustrates a schematic diagram showing when a time that the data signal is changed from low-level to high-level is earlier than a time that the clock signal is changed from low-level to high-level and a time that the data signal is changed from high-level to low-level is later than a time that the clock signal is changed from high-level to low-level, a valid data transaction or a control command is determined according to the clock signal and the data signal. -
FIG. 8 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to all slave timing controller embedded drivers. -
FIG. 9 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to a specific slave timing controller embedded driver. -
FIG. 10 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for reading to a specific slave timing controller embedded driver. -
FIG. 11 illustrates a timing diagram showing the specific slave timing controller embedded driver returns a reply data in response to the request for writing or reading of the master timing controller embedded driver. - A preferred embodiment of the invention is a display apparatus. In this embodiment, the display apparatus can be a thin-film transistor liquid crystal display (TFT-LCD), a flexible display or a curved display, but not limited to this.
- Please refer to
FIG. 3 .FIG. 3 illustrates a schematic diagram of a display apparatus in this embodiment. As shown inFIG. 3 , thedisplay apparatus 3 includes a display panel PL, a master timing controller embedded driver MTED, N slave timing controller embedded drivers STED1 to STED3, an inter-chip bus ICB and a gate driver GD. N is a positive integer. In this embodiment, N=3, but not limited to this. - The display panel has (N+1) display areas DA1 to DA4. The master timing controller embedded driver MTED is disposed corresponding to the first display area DA1. The N slave timing controller embedded drivers STED1 to STED3 are disposed corresponding to the second display area DA2 to the (N+1)th display area DA4 respectively and controlled by the master timing controller embedded driver MTED.
- The inter-chip bus ICB includes a first wire L1 and a second wire L2. The first wire L1 is coupled between the master timing controller embedded driver MTED and the N slave timing controller embedded drivers STED1˜STED3 for bidirectionally transmitting a clock signal IBCLK; the second wire L2 is coupled between the master timing controller embedded driver MTED and the N slave timing controller embedded drivers STED1˜STED3 for bidirectional transmitting a data signal IBDATA.
- The gate driver GD is coupled to a specific slave timing controller embedded driver of the N slave timing controller embedded drivers STED1 to STED3 and controlled by the specific slave timing controller embedded driver. In this embodiment, the specific slave timing controller embedded driver can be the slave timing controller embedded driver STED3 which is closest to the gate driver GD among the N slave timing controller embedded drivers STED1 to STED3, but not limited to this.
- In practical applications, the
display apparatus 3 further includes a circuit board PCB. The circuit board PCB can be coupled to the display panel PL through the flexible board FPC. The first wire L1 and the second wire L2 can be disposed on the circuit board PCB and coupled to the master timing controller embedded driver MTED and the N slave timing controller embedded drivers STED1 to STED3 respectively. - In addition, a connector CNT can be disposed on the circuit board PCB for connecting wires transmitting other signals (such as the hot plug detection signal HPD, the sound source signal AUX and the main channel signal ML, etc.) to the outside.
- In another embodiment, if N=1, as shown in
FIG. 4 , the inter-chip bus ICB disposed between the master timing controller embedded driver MTED and the slave timing controller embedded drivers STED includes the first wire L1 and the second wire L2. The first wire L1 is coupled between the master timing controller embedded driver MTED and the slave timing controller embedded drivers STED for bidirectionally transmitting the clock signal IBCLK; the second wire L2 is coupled to the master timing controller embedded driver MTED and the slave timing controller embedded drivers STED for bidirectionally transmitting the data signal IBDATA. - Next, it will be explained in detail how to represent the horizontal synchronization signal, the vertical synchronization signal, the valid data transaction or control command through the clock signal IBCLK transmitted by the first wire L1 and the data signal IBDATA transmitted by the second wire L2.
- Please refer to
FIG. 5 . If the data signal IBDATA transmitted by the second wire L2 is changed from low-level to high-level in the time T1 to T2 and corresponds to the clock signal IBCLK at high-level transmitted by the first wire L1, it represents that the vertical synchronization signal VS can be determined according to the corresponding relationship between the clock signal IBCLK and the data signal IBDATA. In practical applications, the vertical synchronization signal VS can also be a reset signal of the inter-chip bus ICB, but not limited to this. - Please refer to
FIG. 6 . If the data signal IBDATA transmitted by the second wire L2 is changed from high-level to low-level in the time T1 to T2 and corresponds to the clock signal IBCLK at high-level transmitted by the first wire L1, it represents that the horizontal synchronization signal HS can be determined according to the corresponding relationship between the clock signal IBCLK and the data signal IBDATA. In practical applications, the horizontal synchronization signal HS can also be a reset signal of the inter-chip bus ICB, but not limited to this. - Please refer to
FIG. 7 . If the time (e.g., T1) that the data signal IBDATA transmitted by the second wire L2 is changed from low-level to high-level is earlier than the time (e.g., T2) that the clock signal IBCLK transmitted by the first wire L1 is changed from low-level to high-level and the time (e.g., T4) that the data signal IBDATA transmitted by the second wire L2 is changed from high-level to low-level is later than the time (e.g., T3) that the clock signal IBCLK transmitted by the first wire L1 is changed from high-level to low-level, it represents that the valid data transaction or the control command can be determined according to the corresponding relationship between the clock signal IBCLK and the data signal IBDATA. - Please refer to
FIG. 8 toFIG. 11 .FIG. 8 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to all slave timing controller embedded drivers.FIG. 9 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for writing to a specific slave timing controller embedded driver.FIG. 10 illustrates a timing diagram showing the master timing controller embedded driver proposes a request for reading to a specific slave timing controller embedded driver.FIG. 11 illustrates a timing diagram showing the specific slave timing controller embedded driver returns a reply data in response to the request for writing or reading of the master timing controller embedded driver. - As shown in
FIG. 8 toFIG. 11 , the clock signal IBCLK transmitted by the first wire L1 is maintained at constant period, and the data signal IBDATA transmitted by the second wire L2 can be changed according to different operating states to indicate different operating states respectively. - At first, the first two periods of the data signal IBDATA are used to indicate that the master timing controller embedded driver is in the startup state MSC or the slave timing controller embedded driver is in the startup state SSC.
- For example, in
FIG. 8 toFIG. 10 , the first two periods of the data signal IBDATA are sequentially high-level and low-level, which means that the master timing controller embedded driver is in the startup state MSC, but not limited to this; inFIG. 11 , the first two periods of the data signal IBDATA are sequentially low-level and high-level, which means that the slave timing controller embedded driver is in the startup state SSC, but not limited to this. - It should be noted that the first two periods of the data signal IBDATA can indicate that the master timing controller embedded driver is in the startup state MSC or the slave timing controller embedded driver is in the startup state SSC respectively by any two different high-level and low-level types, but not limited to this.
- When the master timing controller embedded driver is in the startup state MSC, it needs to be further determined whether the master timing controller embedded driver MTED should broadcast.
- For example, in
FIG. 8 , the third period of the data signal IBDATA is at high-level, that is to say, the control command is a broadcast enable signal, which represents that the master timing controller embedded driver MTED is in the broadcast enable state BCE, but not limited to this; inFIG. 9 toFIG. 10 , the third period of the data signal IBDATA is at low-level, that is to say, the control command is a broadcast disable signal, which represents that the master timing controller embedded driver MTED is in the broadcast disabled state BCD, but not limited to this. - In practical applications, the third period of the data signal IBDATA at high-level can be also defined as the master timing controller embedded driver MTED is in the broadcast disabled state BCD and the third period of the data signal IBDATA at low-level can be also defined as the master timing controller embedded driver MTED is in the broadcast enable state BCE, depending on the actual needs.
- As shown in
FIG. 8 , the master timing controller embedded driver MTED is in the broadcast enable state BCE, and the fourth period and the fifth period of the data signal IBDATA are both at high-level, which represents all slave timing controller embedded drivers ALL; the sixth period of the data signal IBDATA is at high-level, which represents the request for writing W. Therefore, the master timing controller embedded driver MTED in the broadcast enable state BCE can make the request for writing W to all slave timing controller embedded drivers STED1˜STED3. After the request for writing W, the data signal IBDATA also includes a data address DA and a write data WD. - As shown in
FIG. 9 , the master timing controller embedded driver MTED is in the broadcast disabled state BCD, and the fourth period and the fifth period of the data signal IBDATA represent the address of the specific slave timing controller embedded driver, for example: - (1) When the fourth period and the fifth period are both at low-level and the sixth period is at high-level, it means that the master timing controller embedded driver MTED proposes a request for writing W to the specific slave timing controller embedded driver STED1;
- (2) When the fourth period is at low-level and the fifth period and the sixth period are at high-level, it means that the master timing controller embedded driver MTED proposes a request for writing W to the specific slave timing controller embedded driver STED2;
- (3) When the fourth period and the sixth period are at high-level and the fifth period is at low-level, it means that the master timing controller embedded driver MTED proposes a request for writing W to the specific slave timing controller embedded driver STED3;
- Thereby, the master timing controller embedded driver MTED in the broadcast disable state BCD can make the request for writing to the specific slave timing controller embedded driver STED1, STED2 or STED3. After the request for writing W, the data signal IBDATA also includes the data address DA and the write data WD.
- As shown in
FIG. 10 , the master timing controller embedded driver MTED is in the broadcast disabled state BCD, and the fourth period and the fifth period of the data signal IBDATA are both at high-level, it represents the specific slave timing controller embedded driver SDA; the sixth period of the data signal IBDATA is at low-level, it represents that the request for reading R is made. Therefore, the master timing controller embedded driver MTED in the broadcast disable state BCD can make the request for reading R to the specific slave timing controller embedded driver SDA. After the request for reading R, the data signal IBDATA also includes the data address DA. - In practical applications, the sixth period of the data signal IBDATA at low-level can be also defined as the request for writing W and the sixth period of the data signal IBDATA at high-level can be also defined as the request for reading, depending on the actual needs.
- As shown in
FIG. 11 , the slave timing controller embedded driver is in the startup state SSC, and the fourth period and the fifth period of the data signal IBDATA are both at high-level, it represents the specific slave timing controller embedded driver SDA. At this time, the specific slave timing controller embedded driver SDA can return a reply data RD in response to the request for writing or reading made by the master timing controller embedded driver MTED. - Compared to the prior art, in the display apparatus of the invention, the inter-chip interface between the master timing controller embedded driver and the slave timing controller embedded drivers only needs an inter-chip bus including two wires to achieve the display synchronization between the master timing controller embedded driver and the slave timing controller embedded drivers. Since the circuit structure of the inter-chip interface becomes simpler, not only the occupied wafer area can be greatly reduced, but also the production cost can be effectively reduced to enhance its market competitiveness.
- With the example and explanations above, the features and spirits of the invention will be hopefully well described. Those skilled in the art will readily observe that numerous modifications and alterations of the device may be made while retaining the teaching of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (24)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW107122677A TWI701578B (en) | 2018-06-29 | 2018-06-29 | Display apparatus and inter-chip bus thereof |
TW107122677A | 2018-06-29 | ||
TW107122677 | 2018-06-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20200005697A1 true US20200005697A1 (en) | 2020-01-02 |
US10818211B2 US10818211B2 (en) | 2020-10-27 |
Family
ID=69008270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/394,200 Active US10818211B2 (en) | 2018-06-29 | 2019-04-25 | Display apparatus and inter-chip bus thereof |
Country Status (3)
Country | Link |
---|---|
US (1) | US10818211B2 (en) |
CN (1) | CN110660367B (en) |
TW (1) | TWI701578B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230267881A1 (en) * | 2020-07-23 | 2023-08-24 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display panel and drive method therefor |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11847083B2 (en) * | 2021-12-16 | 2023-12-19 | Himax Technologies Limited | Daisy-chain SPI integrated circuit and operation method thereof |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160155421A1 (en) * | 2014-12-01 | 2016-06-02 | Dong-Heon HAN | Display driver integrated circuit and display device including the same |
US20180182278A1 (en) * | 2016-12-28 | 2018-06-28 | Lg Display Co., Ltd. | Electroluminescent display and driving device thereof |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4063800B2 (en) * | 2004-08-02 | 2008-03-19 | 沖電気工業株式会社 | Display panel drive device |
WO2006109647A1 (en) * | 2005-04-07 | 2006-10-19 | Sharp Kabushiki Kaisha | Display apparatus and method for controlling the same |
US20100177016A1 (en) * | 2009-01-13 | 2010-07-15 | Henry Zeng | Multi-monitor display |
KR101319350B1 (en) * | 2009-12-18 | 2013-10-16 | 엘지디스플레이 주식회사 | Liquid crystal display device |
KR20120054442A (en) * | 2010-11-19 | 2012-05-30 | 삼성전자주식회사 | Source driving circuit, display device including the source driving circuit and operating method of the display device |
CN103065575B (en) * | 2011-10-20 | 2015-09-30 | 乐金显示有限公司 | Digital hologram transcriber and synchronisation control means thereof |
JP2013097469A (en) * | 2011-10-28 | 2013-05-20 | Sharp Corp | Touch panel driving device, display device, touch panel driving method, program, and recording medium |
CN103106157B (en) * | 2011-11-15 | 2016-07-06 | 新唐科技股份有限公司 | Storage control element |
JP6108762B2 (en) * | 2012-10-26 | 2017-04-05 | 三菱電機株式会社 | Display device |
CN102930845B (en) * | 2012-11-15 | 2015-06-03 | 深圳市华星光电技术有限公司 | Liquid crystal display timing driver |
US9569386B2 (en) * | 2013-04-16 | 2017-02-14 | Nxp B.V. | Method and system for single-line inter-integrated circuit (I2C) bus |
CN105976779B (en) * | 2016-07-01 | 2019-02-12 | 深圳市华星光电技术有限公司 | Sequence controller and its data-updating method, liquid crystal display panel |
-
2018
- 2018-06-29 TW TW107122677A patent/TWI701578B/en not_active IP Right Cessation
- 2018-07-27 CN CN201810841081.6A patent/CN110660367B/en active Active
-
2019
- 2019-04-25 US US16/394,200 patent/US10818211B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160155421A1 (en) * | 2014-12-01 | 2016-06-02 | Dong-Heon HAN | Display driver integrated circuit and display device including the same |
US20180182278A1 (en) * | 2016-12-28 | 2018-06-28 | Lg Display Co., Ltd. | Electroluminescent display and driving device thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230267881A1 (en) * | 2020-07-23 | 2023-08-24 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display panel and drive method therefor |
Also Published As
Publication number | Publication date |
---|---|
TW202001504A (en) | 2020-01-01 |
TWI701578B (en) | 2020-08-11 |
CN110660367A (en) | 2020-01-07 |
US10818211B2 (en) | 2020-10-27 |
CN110660367B (en) | 2021-12-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10229646B2 (en) | Liquid crystal display driving system and method | |
US11211023B2 (en) | Display method of display device and display device | |
US10467950B2 (en) | I2C transmission circuit and display device | |
US10818211B2 (en) | Display apparatus and inter-chip bus thereof | |
US7961169B2 (en) | Display device having a timing controller | |
US20110210955A1 (en) | Gate driver and related driving method for liquid crystal display | |
US20170193890A1 (en) | Display apparatus and a method of driving the same | |
CN111399922B (en) | Dual-system display device and system | |
TW200629207A (en) | Liquid crystal display and driving method thereof | |
US20170300441A1 (en) | Hdmi and dp compatible interface circuit | |
WO2015050136A1 (en) | Transmission device, reception device, transmission/reception system, and image display system | |
KR101784522B1 (en) | Data communication apparatus of multi-master and display device using the same | |
KR102589904B1 (en) | Display Device | |
KR101508542B1 (en) | Control signal transmission circuit for LCD and transmission method of control signal | |
KR101363720B1 (en) | Connector and liquid crystal display device having the same | |
KR102466286B1 (en) | Touch Device And Method Of Driving The Same | |
JP2009295069A (en) | Electronic module incorporating bidirectional serial bus | |
JP2007212543A (en) | Display unit and display device equipped with the same | |
US20190190561A1 (en) | Semiconductor device, electronic device, data transmission method, timing controller, and vehicle | |
KR20160113855A (en) | Display apparatus and driving board | |
KR101178713B1 (en) | Liquid crystal display device and driving circuit thereof for note-sized personal computer | |
US20070153011A1 (en) | Video signal circuit of notebook computer | |
KR20190080292A (en) | Electronic device including display apparatus and method for driving the same | |
US20050264544A1 (en) | Display device and driving method thereof | |
JP6569743B2 (en) | Display device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RAYDIUM SEMICONDUCTOR CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YU, SHANG-HAN;CHEN, SUNG-BO;HUANG, CHIH-CHUAN;REEL/FRAME:048994/0153 Effective date: 20190424 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |