US20190355874A1 - High brightness light emitting device with small size - Google Patents
High brightness light emitting device with small size Download PDFInfo
- Publication number
- US20190355874A1 US20190355874A1 US16/200,654 US201816200654A US2019355874A1 US 20190355874 A1 US20190355874 A1 US 20190355874A1 US 201816200654 A US201816200654 A US 201816200654A US 2019355874 A1 US2019355874 A1 US 2019355874A1
- Authority
- US
- United States
- Prior art keywords
- light emitting
- led
- thin film
- leds
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 claims abstract description 133
- 229910052751 metal Inorganic materials 0.000 claims description 33
- 239000002184 metal Substances 0.000 claims description 33
- 239000002245 particle Substances 0.000 claims description 15
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims description 12
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 claims description 12
- 239000002096 quantum dot Substances 0.000 claims description 11
- 229920001940 conductive polymer Polymers 0.000 claims description 7
- JAONJTDQXUSBGG-UHFFFAOYSA-N dialuminum;dizinc;oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Al+3].[Al+3].[Zn+2].[Zn+2] JAONJTDQXUSBGG-UHFFFAOYSA-N 0.000 claims description 7
- 239000002041 carbon nanotube Substances 0.000 claims description 6
- 229910021393 carbon nanotube Inorganic materials 0.000 claims description 6
- 229910021389 graphene Inorganic materials 0.000 claims description 6
- 239000002105 nanoparticle Substances 0.000 claims description 6
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 4
- 229910002704 AlGaN Inorganic materials 0.000 claims description 3
- 229910000980 Aluminium gallium arsenide Inorganic materials 0.000 claims description 3
- 230000002452 interceptive effect Effects 0.000 claims description 2
- NPNMHHNXCILFEF-UHFFFAOYSA-N [F].[Sn]=O Chemical compound [F].[Sn]=O NPNMHHNXCILFEF-UHFFFAOYSA-N 0.000 claims 3
- 238000000034 method Methods 0.000 abstract description 68
- 230000000712 assembly Effects 0.000 abstract description 2
- 238000000429 assembly Methods 0.000 abstract description 2
- 239000010410 layer Substances 0.000 description 353
- 239000000758 substrate Substances 0.000 description 47
- 238000004519 manufacturing process Methods 0.000 description 31
- 239000000463 material Substances 0.000 description 27
- 238000005229 chemical vapour deposition Methods 0.000 description 21
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 20
- 238000001704 evaporation Methods 0.000 description 15
- 230000008020 evaporation Effects 0.000 description 15
- 239000007789 gas Substances 0.000 description 15
- 230000000873 masking effect Effects 0.000 description 15
- 238000005530 etching Methods 0.000 description 14
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 12
- 238000004544 sputter deposition Methods 0.000 description 12
- 239000000126 substance Substances 0.000 description 10
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 229910052681 coesite Inorganic materials 0.000 description 9
- 229910052906 cristobalite Inorganic materials 0.000 description 9
- 238000000151 deposition Methods 0.000 description 9
- 239000010408 film Substances 0.000 description 9
- 239000011521 glass Substances 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 9
- 229910052682 stishovite Inorganic materials 0.000 description 9
- 229910052905 tridymite Inorganic materials 0.000 description 9
- 239000000853 adhesive Substances 0.000 description 8
- 230000001070 adhesive effect Effects 0.000 description 8
- XLOMVQKBTHCTTD-UHFFFAOYSA-N Zinc monoxide Chemical compound [Zn]=O XLOMVQKBTHCTTD-UHFFFAOYSA-N 0.000 description 7
- 239000013078 crystal Substances 0.000 description 7
- 230000008021 deposition Effects 0.000 description 7
- QPJSUIGXIBEQAC-UHFFFAOYSA-N n-(2,4-dichloro-5-propan-2-yloxyphenyl)acetamide Chemical compound CC(C)OC1=CC(NC(C)=O)=C(Cl)C=C1Cl QPJSUIGXIBEQAC-UHFFFAOYSA-N 0.000 description 7
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 6
- 239000002253 acid Substances 0.000 description 6
- 239000003989 dielectric material Substances 0.000 description 6
- 229910017604 nitric acid Inorganic materials 0.000 description 6
- 239000011368 organic material Substances 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000004593 Epoxy Substances 0.000 description 5
- XPDWGBQVDMORPB-UHFFFAOYSA-N Fluoroform Chemical compound FC(F)F XPDWGBQVDMORPB-UHFFFAOYSA-N 0.000 description 5
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 5
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 239000010931 gold Substances 0.000 description 5
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 229920000515 polycarbonate Polymers 0.000 description 5
- 239000004417 polycarbonate Substances 0.000 description 5
- 229920001296 polysiloxane Polymers 0.000 description 5
- 229910052594 sapphire Inorganic materials 0.000 description 5
- 239000010980 sapphire Substances 0.000 description 5
- 229910052709 silver Inorganic materials 0.000 description 5
- 239000004332 silver Substances 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 229910004541 SiN Inorganic materials 0.000 description 4
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 4
- 229910052593 corundum Inorganic materials 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 4
- 239000011295 pitch Substances 0.000 description 4
- OGIDPMRJRNCKJF-UHFFFAOYSA-N titanium oxide Inorganic materials [Ti]=O OGIDPMRJRNCKJF-UHFFFAOYSA-N 0.000 description 4
- 229910052721 tungsten Inorganic materials 0.000 description 4
- 239000010937 tungsten Substances 0.000 description 4
- 229910001845 yogo sapphire Inorganic materials 0.000 description 4
- 239000011787 zinc oxide Substances 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 3
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 3
- 230000000903 blocking effect Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 239000010949 copper Substances 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- 229920001609 Poly(3,4-ethylenedioxythiophene) Polymers 0.000 description 2
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 239000002800 charge carrier Substances 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 239000003960 organic solvent Substances 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000005118 spray pyrolysis Methods 0.000 description 2
- 239000002344 surface layer Substances 0.000 description 2
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 description 2
- -1 tungsten nitride Chemical class 0.000 description 2
- GKWLILHTTGWKLQ-UHFFFAOYSA-N 2,3-dihydrothieno[3,4-b][1,4]dioxine Chemical compound O1CCOC2=CSC=C21 GKWLILHTTGWKLQ-UHFFFAOYSA-N 0.000 description 1
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- 229910015844 BCl3 Inorganic materials 0.000 description 1
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910020440 K2SiF6 Inorganic materials 0.000 description 1
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 1
- ILCYGSITMBHYNK-UHFFFAOYSA-N [Si]=O.[Hf] Chemical compound [Si]=O.[Hf] ILCYGSITMBHYNK-UHFFFAOYSA-N 0.000 description 1
- 150000007513 acids Chemical class 0.000 description 1
- LDDQLRUQCUTJBB-UHFFFAOYSA-N ammonium fluoride Chemical compound [NH4+].[F-] LDDQLRUQCUTJBB-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- UHYPYGJEEGLRJD-UHFFFAOYSA-N cadmium(2+);selenium(2-) Chemical compound [Se-2].[Cd+2] UHYPYGJEEGLRJD-UHFFFAOYSA-N 0.000 description 1
- JKWMSGQKBLHBQQ-UHFFFAOYSA-N diboron trioxide Chemical compound O=BOB=O JKWMSGQKBLHBQQ-UHFFFAOYSA-N 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 230000005496 eutectics Effects 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910000449 hafnium oxide Inorganic materials 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 239000012044 organic layer Substances 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 238000007788 roughening Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 229910001936 tantalum oxide Inorganic materials 0.000 description 1
- XOLBLPGZBRYERU-UHFFFAOYSA-N tin dioxide Chemical compound O=[Sn]=O XOLBLPGZBRYERU-UHFFFAOYSA-N 0.000 description 1
- 229910001887 tin oxide Inorganic materials 0.000 description 1
- 239000012780 transparent material Substances 0.000 description 1
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 1
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
- H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/10—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a light reflecting structure, e.g. semiconductor Bragg reflector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/50—Wavelength conversion elements
- H01L33/501—Wavelength conversion elements characterised by the materials, e.g. binder
- H01L33/502—Wavelength conversion materials
- H01L33/504—Elements with two or more wavelength conversion materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/58—Optical field-shaping elements
- H01L33/60—Reflective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/62—Arrangements for conducting electric current to or from the semiconductor body, e.g. lead-frames, wire-bonds or solder balls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/0004—Devices characterised by their operation
- H01L33/002—Devices characterised by their operation having heterojunctions or graded gap
- H01L33/0025—Devices characterised by their operation having heterojunctions or graded gap comprising only AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0062—Processes for devices with an active region comprising only III-V compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
- H01L33/0093—Wafer bonding; Removal of the growth substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/44—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the coatings, e.g. passivation layer or anti-reflective coating
- H01L33/46—Reflective coating, e.g. dielectric Bragg reflector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
- H01L33/50—Wavelength conversion elements
- H01L33/501—Wavelength conversion elements characterised by the materials, e.g. binder
- H01L33/502—Wavelength conversion materials
Definitions
- the embodiments of the invention are directed generally to light emitting devices with high brightness and small area.
- Light emitting devices can form displays when integrated in arrays.
- Light emitting devices often comprise a light emitting diode (LED) and a transistor.
- LED light emitting diode
- micro LEDs With minimal spacing between the LEDs, resulting in a large density of LEDs.
- the current manufacturing steps to fabricate light emitting devices with small LEDs and transistors in high density are not cost effective. It is advantageous to reduce the cost of assembling small LEDs into light emitting devices. In addition, it is advantageous to increase the brightness of small light emitting devices.
- a light emitting device comprises a thin film transistor, an LED, wherein the LED at least partially overlies the transistor, and a reflective layer disposed between the thin film transistor and the LED.
- the LED has a surface area, which is the area in a plane parallel to the LED substrate, which can be small, for example less than 40,000 square microns.
- Another embodiment is an assembly of light emitting devices comprising a plurality of thin film transistors, a plurality of LEDs wherein each LED of the plurality at least partially overlies a thin film transistor of the plurality of thin film transistors, a reflective layer, wherein the reflective layer is or are disposed between an LED of the plurality of LEDs and a thin film transistor of the plurality of thin film transistors; and a backboard with a plurality of interconnects.
- the LEDs can have a small area, for example less than 40,000 square microns per LED.
- Another embodiment is a method to fabricate a light emitting device comprising the steps of forming a structure, the structure formed by steps comprising: a) forming an LED on an LED substrate; b) forming a reflective layer overlying the LED; c) forming a thin film transistor overlying the LED, wherein a first interconnect extends through the reflective layer electrically connecting the LED to the thin film transistor; d) forming a dielectric layer overlying the thin film transistor; e) forming a second interconnect and a third interconnect extending through the dielectric layer, wherein the second and third interconnects are electrically connected to the thin film transistor; and flipping the structure comprising the LED, the reflective layer, the thin film transistor, the first, second, and third interconnects, and the dielectric layer, so that, in the completed device, the LED at least partially overlies the thin film transistor, and the reflective layer is disposed between the thin film transistor and the LED.
- Another embodiment is a method to fabricate an assembly of light emitting devices comprising the steps of: forming a structure, the structure formed by steps comprising: a) forming a plurality of LEDs on an LED substrate; b) forming a reflective layer; c) forming a plurality of thin film transistors, wherein each thin film transistor of the plurality of thin film transistors at least partially overlies an LED of the plurality of LEDs; d) forming a first plurality of interconnects, wherein each interconnect of the plurality extends through the reflective layer; e) forming a dielectric layer overlying the thin film transistors; f) forming a second plurality of interconnects extending from the thin film transistors through the dielectric layer; flipping the structure comprising the plurality of LEDs, the reflective layer, the plurality of thin film transistors, the first and second plurality of interconnects, and the dielectric layer, so that, in the completed device, each LED of the plurality of LEDs at least partially overlies a thin
- FIG. 1 illustrates a cross sectional view of one embodiment of a single light emitting device wherein the thin film transistor has been formed by a “gate first” method and a transparent conductive layer is connected to one of the conductive layers of the LED.
- FIGS. 2A-2J illustrate cross sectional or isometric views of steps of one embodiment in the fabrication of a light emitting device.
- FIG. 3 illustrates a cross sectional view of one embodiment of a light emitting device wherein the thin film transistor has been formed by a “gate first” method.
- FIG. 4 illustrates a cross sectional view of one embodiment of a light emitting device wherein the thin film transistor has been made by a “gate last” method, and a transparent conductive layer is connected to one of the conductive layers of the LED.
- FIG. 5 illustrates a cross sectional view of one embodiment of a light emitting device wherein the LED has been made by a “gate last” method.
- FIG. 6A illustrates a cross sectional view of one embodiment of a light emitting device wherein the thin film transistor has a vertical channel.
- FIG. 6B illustrates an isometric view of the thin film transistor-only of FIG. 6A with a vertical channel before light emitting device fabrication is complete.
- the thin film transistor shown in FIG. 6A has been “flipped over” when compared to the view of the thin film transistor in FIG. 6B .
- FIG. 7 illustrates a cross sectional view of one embodiment of a light emitting device wherein the LED at least partially overlies a thin film transistor that has a vertical channel, and a transparent conductive layer is connected to one of the conductive layers of the LED.
- FIG. 8 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein each LED at least partially overlies a thin film transistor that has been formed by a “gate first” method, a transparent conductive layer is connected to one of each of the conductive layers of the LEDs, and wavelength-converting layers overlie at least some of the light emitting devices.
- FIGS. 9A-9J illustrate cross sectional views of steps in one embodiment in the fabrication of an assembly of light emitting devices.
- FIG. 10 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the wavelength-converting layers are disposed on different planes above the LEDs.
- FIG. 11A illustrates a cross sectional view of one embodiment of an assembly of light emitting devices with side reflectors disposed between adjacent LEDs of adjacent light emitting devices.
- FIG. 11B illustrates a plan view of one embodiment of an assembly of light emitting devices wherein side reflectors surround LEDs of approximately equal area.
- FIG. 11C illustrates a plan view of one embodiment of an assembly of light emitting devices wherein side reflectors surround LEDs of unequal area.
- FIG. 12 illustrates a cross sectional view of an embodiment of an assembly of light emitting devices wherein the thin film transistors have been formed by a “gate first” method and wavelength-converting layers exist on one plane above the LEDs.
- FIG. 13 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the thin film transistors have been formed by a “gate last” method, side reflectors are disposed between adjacent LEDs of adjacent light emitting devices, a transparent conductive layer is connected to one of each of the conductive layers of the LEDs, and wavelength-converting layers are disposed on one plane above the LEDs.
- FIG. 14 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the thin film transistors have been formed by a “gate last” method and wavelength-converting layers are disposed on different planes above the LEDs.
- FIG. 15 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the thin film transistors have vertical channels and wavelength-converting layers are disposed on different planes above the LEDs.
- FIG. 16 illustrates a cross sectional view of an embodiment of an assembly of light emitting devices where the thin film transistors have vertical channels, a transparent conducive layer is in contact with the LEDs, and wavelength-converting layers exist on different planes above the LEDs.
- a light emitting device described herein comprise an LED, a reflective layer, and a thin film transistor.
- the thin film transistor modulates the current supplied to the LED.
- Other embodiments will comprise elements to connect light emitting devices to a backboard.
- singulation of LEDs is avoided. Singulation describes the separation of one LED die from a group fabricated on an LED substrate, such as a semiconductor wafer. Conventional methods of singulation include sawing the LED substrate, which results in kerf loss where the sawing blade traveled through the LED substrate. The kerf can be as much as 100 microns wide. Kerf loss increases the cost of LEDs due to inefficient use of LED substrate space. Kerf loss during light emitting device separation is minimized in the embodiments described herein.
- the singulated LED is then electrically connected to a transistor using, for example, mechanical placement of the LED and wire bonding.
- Mechanical placement of single LEDs and wire bonding are costly manufacturing steps.
- many devices are fabricated concurrently on a substrate, reducing costs compared to fabrication of single a light emitting device.
- groups of light emitting devices are diced, which reduces total kerf loss, and allows smaller light emitting devices with smaller pitch to be manufactured.
- the pitch is the distance from the edge of one light emitting device to the same edge of an adjacent light emitting device.
- the size and pitch of the light emitting devices are reduced compared to conventional devices.
- the completed light emitting device(s) described herein can be used as part of a display. However, it should be recognized that embodiments described herein can have a broad range of applications.
- the LED and thin film transistor are of similar size for clarity, but in general, the LED will be much larger than the thin film transistor.
- the area of the LED describes the area of the LED that is substantially planar to the plane of the substrate on which it is fabricated. For example, the LED may have an area of 40,000 square microns while the thin film transistor may have an area of 50 square microns.
- the defined steps can be carried out in any order or simultaneously (except where context or specific instruction excludes that possibility), and the method can include one or more other steps carried out before any of the defined steps, between two of the defined steps, or after all the defined steps (except where context excludes that possibility).
- the light emitting device comprises an LED 20 , a thin film transistor 24 , and a reflective layer 28 disposed between LED 20 and thin film transistor 24 .
- the LED 20 may have a small surface area, such as less than 40,000 square microns, or less than 1,000 square microns, or less than 100 square microns.
- Thin film transistor 24 modulates the electrical current to LED 20 , which controls the amount of light produced by the light emitting device.
- Reflective layer 28 reflects light emitted by LED 20 in the direction indicated by the arrow, directing more light towards the viewer.
- a first interconnect 60 extends through reflective layer 28 and electrically connects LED 20 to thin film transistor 24 .
- Second interconnect 68 electrically connects thin film transistor 24 to other devices (not shown).
- a third interconnect (not shown) electrically connects to the gate 80 of thin film transistor 24 in a plane above or below the plane of the page, and is therefore not visible in FIG. 1 . The third interconnect will be shown later in FIG. 2G .
- Fourth interconnect 70 electrically connects LED 20 to other devices or to ground (not shown). In this embodiment, LED 20 completely overlies thin film transistor 24 . In other embodiments, the LED may partially overlie the thin film transistor. With thin film transistor 24 completely underneath LED 20 , other LEDs can be placed adjacent to LED 20 with minimal spacing between them.
- a light emitting device comprising a thin film transistor 24 , an LED 20 having a surface area at least partially overlying the thin film transistor 24 , a reflective layer 28 disposed between the LED 20 and thin film transistor 24 , and an interconnect 60 extending through the reflective layer 28 electrically connecting the LED 20 to the thin film transistor 24 .
- LED 20 is fabricated on LED substrate 18 .
- LED 20 comprises first conductive layer 30 which is disposed on LED substrate 18 , an active layer 34 disposed on first conductive layer 30 , and a second conductive layer 38 disposed on active layer 34 . It is to be understood that this one LED may represent one of many LEDs on LED substrate 18 .
- LED substrate 18 upon which LED 20 is fabricated can be any suitable single crystal semiconductor, including but not limited to sapphire, SiC, GaN, ZnO, and Si.
- LED substrate 18 should be made of single crystal material which is substantially crystal lattice matched with the first conductive layer 30 .
- Substantially crystal lattice matched is to mean the mismatch between the two crystal lattices is less than about 25%.
- GaN and sapphire are substantially crystal lattice matched, with a lattice mismatch of 16%.
- First conductive layer 30 and second conductive layer 38 may be any suitable semiconductor layer known to those skilled in the art, including but not limited to GaP, AlGaAs, GaAsP, AlGaP, GaInP, InGaN, SiC, AlGaN, AlN, InN, or InP, most preferably GaN.
- First conductive layer 30 and second conductive layer 38 may the same or different materials.
- the first and second conductive layers 30 and 38 may be GaN doped to opposite polarity, for example, n-type and p-type.
- Active layer 34 may be fabricated of any standard semiconductor materials, for example InGaN, in any formation, for example single quantum well, multiple quantum wells, or double heterostructure.
- active layer 34 may be deposited on a current blocking layer, and a current blocking layer may be deposited on active layer 34 ).
- active layer 34 may be deposited on a current blocking layer, and a current blocking layer may be deposited on active layer 34 .
- Any suitable method may be used to deposit LED semiconducting materials, including but not limited to metal organic chemical vapor deposition (MOCVD), hydride vapor phase epitaxy, or molecular beam epitaxy, most preferably MOCVD.
- MOCVD metal organic chemical vapor deposition
- hydride vapor phase epitaxy or molecular beam epitaxy
- First dielectric layer 48 is deposited on LED 20 and LED substrate 18 .
- First dielectric layer 48 may be any suitable material, including but not limited to SiO 2 , Al 2 O 3 , TiO 2 , SiN, or combinations thereof, most preferably SiO 2 .
- First dielectric layer 48 is substantially transparent to light of the wavelength emitted by active layer 34 . Substantially transparent is to mean at least 70% of the light is transmitted through the layer.
- First dielectric layer 48 can be deposited by any suitable means, such as evaporation, sputtering, chemical vapor deposition (CVD), or spin-on techniques, most preferably by CVD. After deposition, first dielectric layer 48 may be planarized.
- Planarization is the process by which the top surface 32 of first dielectric layer 48 is rendered substantially parallel to surface 22 of LED substrate 18 . Planarization may be accomplished by any suitable technique, including but not limited to chemical mechanical planarization (CMP), wet chemical etch, or plasma etch in corrosive gas, most preferably by CMP. Subsequent steps in fabrication will be described assuming that dielectric layer 48 of FIG. 2 has been planarized. It is to be understood that the fabrication could proceed without this planarizing step.
- the thickness of first dielectric layer 48 which is to mean the distance between surface 22 and surface 32 , can be between 0.05 and 100 microns, most preferably about 2 microns.
- a reflective layer 28 is deposited on surface 32 of first dielectric layer 48 .
- Reflective layer 28 may be any suitable material that substantially reflects visible light of the wavelength emitted by active layer 34 . Substantially reflective is to mean at least 70% of the light is reflected by the layer. Suitable materials include but are not limited to metals like aluminum, gold, or silver, alloys of aluminum, gold, or silver, a composite material such as a polymer mixed with metal oxide particles, or a distributed Bragg reflector (DBR), most preferably a DBR.
- a DBR includes one or more pairs of dielectric layers (not shown). Each dielectric layer in a pair has a different index of refraction.
- the dielectric layers of the DBR may be deposited by any suitable method, including but not limited to evaporation, sputtering, CVD, or atomic layer deposition (ALD), which is a type of CVD, most preferably by evaporation.
- the thickness of each dielectric layer in the DBR is designed to be about one quarter of the wavelength of light that is to be reflected. The wavelength of light varies with the index of refraction of each material.
- a suitably reflective DBR would be comprised of one to ten, most preferably five, pairs of aluminum oxide (index of refraction is 1.5 to 1.7) and titanium oxide (index of refraction is 2.3 to 2.7) layers, where the aluminum oxide layer is 67 ⁇ 7 nm thick and the titanium oxide layer is 49 ⁇ 5 nm thick.
- a reflective layer 28 that is a DBR may comprise silicon oxide, silicon nitride, aluminum oxide, tantalum oxide, or titanium oxide, or any other suitable dielectric materials. While reflective layer 28 is shown as a continuous layer in FIG. 2B , it is to be understood that reflective layer 28 may not be continuous in all embodiments, and there may be multiple reflective layers in other embodiments.
- Second dielectric layer 100 is deposited on reflective layer 28 .
- Second dielectric layer 100 may be any suitable material, including but not limited to SiO 2 , Al 2 O 3 , TiO 2 , SiN, or combinations thereof, most preferably SiO 2 .
- Second dielectric layer 100 is substantially transparent to light of the wavelength emitted by the active layer 34 .
- Second dielectric layer 100 can be deposited by any suitable means, such as evaporation, sputtering, CVD, or spin-on techniques, most preferably by CVD.
- the thickness of second dielectric layer 100 may be between 0.05 and 10 microns, most preferably about 0.2 microns.
- a first interconnect 60 extending through reflective layer 28 is next fabricated.
- a masking layer such as photoresist (not shown) is applied and patterned, and portions of layers 100 , 28 , and 48 are removed by etching. At least a portion of conductive layer 38 is exposed after this etch is complete.
- the etching may be accomplished by any suitable etchant, such as corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as hydrofluoric acid (HF), nitric acid (HNO 3 ), or sulfuric acid (H 2 SO 4 ), most preferably by corrosive gas.
- HF hydrofluoric acid
- HNO 3 nitric acid
- SO 4 sulfuric acid
- First interconnect 60 is then deposited into the cavity where layers 100 , 28 , and 48 were removed, as shown in FIG. 2C .
- first interconnect 60 is cylinder-shaped in plan view cross section, with the diameter of the cylinder in contact with conductive layer 38 , although any suitable shape may be used.
- the diameter of the cylinder-shaped portion of first interconnect 60 is 0.8 microns, although any suitable dimension may be used.
- First interconnect 60 may be made of any suitable material that is conductive, and is preferably substantially transparent to light of the wavelength emitted by the active layer 34 , for example light with dominant wavelength 300 to 730 nm.
- first interconnect 60 may comprise ITO, FTO, AZO, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers such as Poly(3,4-ethylenedioxythiophene, or PEDOT).
- first interconnect 60 materials that are not transparent may include but are not limited to titanium, titanium nitride, tungsten, tantalum, tantalum nitride, and aluminum.
- First interconnect 60 forms a substantially ohmic contact to conductive layer 38 .
- conductive layer 38 may have had an ohmic contact layer (not shown) formed on it prior to fabrication of interconnect 60 . In this case, the ohmic contact would occur between first interconnect 60 and the ohmic contact layer (not shown).
- First interconnect 60 may be deposited by any suitable technique, including but not limited to evaporation, CVD, sputtering, solution deposition, or spray pyrolysis, most preferably CVD.
- Interconnect material that is deposited on surface 102 of second dielectric layer 100 may be removed by any suitable technique, including but not limited to CMP, wet chemical etch, plasma etch in corrosive gas, most preferably CMP.
- reflective layer 28 may have been patterned (not shown) and etched prior to deposition of second dielectric layer 100 , forming portions of reflective layer 28 . Even when reflective layer 28 is etched into multiple disconnected pieces, it will be referred to as reflective layer 28 since it was deposited as a single layer. In this embodiment, the pattern and etch created opening L 1 in reflective layer 28 , through which first interconnect 60 extends. Some portion of second dielectric layer 100 is disposed between the two portions of reflective layer 28 and first interconnect 60 . The fabrication of openings in reflective layer 28 is needed when reflective layer 28 is conductive.
- first interconnect 60 By etching openings larger than the diameter of first interconnect 60 and insuring some dielectric material is disposed between a conductive reflective layer 28 and first interconnect 60 , electrical connection between reflective layer 28 and first interconnect 60 is avoided. This technique is not needed when reflective layer 28 comprises a dielectric material, such as a DBR.
- thin film transistor 24 is next fabricated.
- thin film transistor 24 is fabricated by a “gate first” process. Any suitable thin film transistor process, including but not limited to “gate last” or vertical channel thin film transistor process, may be used.
- the gate 80 is first fabricated.
- a gate layer is deposited using any suitable conductive material, including but not limited to doped silicon, doped silicon germanium, doped germanium, or a metal such as molybdenum, aluminum, titanium, titanium nitride, tantalum, tantalum nitride, chrome, tungsten, or tungsten nitride.
- a masking layer such as photoresist (not shown) is applied and patterned, and portions of the gate layer are removed by etching, leaving gate 80 .
- the etching may be accomplished by any suitable etchant, such as corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as HF, HNO 3 , or H 2 SO 4 , most preferably by corrosive gas.
- corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as HF, HNO 3 , or H 2 SO 4 , most preferably by corrosive gas.
- the masking layer is then removed.
- a gate dielectric layer may be deposited by any suitable method, including but not limited to spin on, sputtering, evaporation, or CVD techniques. As the gate dielectric 84 and channel 88 are necessarily etched from from a larger initial gate dielectric layer and channel layer, the reference numbers for each shall refer to the final etched layers.
- the gate dielectric layer may be any suitable material, including but not limited to silicon oxide, silicon nitride, aluminum oxide, hafnium oxide, hafnium silicon oxide, or combinations thereof.
- the gate dielectric layer is deposited on the gate 80 .
- the channel layer is then deposited on the gate dielectric layer.
- the channel layer may be deposited by any suitable method, including but not limited to sputtering, evaporation, or CVD techniques.
- the channel layer may be any suitable material, including but not limited to silicon, silicon-germanium, germanium, zinc oxide, indium zinc oxide (IZO), indium gallium zinc oxide (IGZO), zinc oxide nitride (ZnON), or combinations thereof.
- the channel layer material may be amorphous, polycrystalline, or single crystal.
- a masking layer such as photoresist (not shown) is applied and patterned, and portions of the channel layer and gate dielectric layer are removed by etching.
- the etching may be accomplished by any suitable etchant, such as corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as HF, HNO 3 , or H 2 SO 4 , most preferably by corrosive gas.
- etchant such as corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as HF, HNO 3 , or H 2 SO 4 , most preferably by corrosive gas.
- the masking layer is then removed.
- Gate 80 and gate dielectric 84 are fabricated by this step.
- a source and drain layer may be fabricated of any suitable material, including but not limited to molybdenum, doped silicon, doped germanium, or doped silicon germanium.
- the source and drain layer is first deposited on channel 88 , surface 92 of dielectric layer 100 , and interconnect 60 .
- the source and drain layer may be deposited by any suitable technique, including but not limited to sputtering, evaporation, or CVD techniques.
- a masking layer such as photoresist (not shown) is applied and patterned, and portions of the source and drain layer are removed by etching.
- the etching may be accomplished by any suitable etchant, such as corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as HF, HNO 3 , or H 2 SO 4 , most preferably by corrosive gas.
- etchant such as corrosive gases like CHF 3 , SF 6 , HBr, or wet chemical acid, such as HF, HNO 3 , or H 2 SO 4 , most preferably by corrosive gas.
- the masking layer is then removed, leaving source 94 and drain 90 . Drain 90 is in electrical contact with first interconnect 60 , which, in turn, is in electrical contact with LED 20 .
- Thin film transistor 24 fabrication is now substantially complete.
- a third dielectric layer 54 is deposited over thin film transistor 24 .
- Third dielectric layer 54 may be planarized by any suitable technique, such as CMP or etch-back, most preferably CMP, leaving surface 112 of dielectric layer 54 substantially parallel to surface 22 of LED substrate 18 . Subsequent steps in fabrication will be described assuming that third dielectric layer 54 of FIG. 2 has been planarized. It is to be understood that the fabrication could proceed without this planarizing step. Next, a masking layer such as photoresist (not shown) is applied and patterned, and portions of third dielectric layer 54 are removed by etching in specific locations.
- a masking layer such as photoresist (not shown) is applied and patterned, and portions of third dielectric layer 54 are removed by etching in specific locations.
- the etching may be accomplished by any suitable etchant, such as corrosive gas like CHF 3 or wet chemical acid, such as HF, most preferably by corrosive gas.
- the masking layer is then removed.
- the cavities in third dielectric layer 54 formed by this etching step are then filled with conductive material to form the second interconnect 68 , a third interconnect (not visible), and a fourth interconnect 70 .
- the third interconnect is not visible as it exists in a plane above or below the plane of the page in FIG. 2F , and will be shown in the following FIG. 2G .
- Second, third, and fourth interconnects are preferably substantially transparent to light of the wavelength emitted by LED 20 , for example light with dominant wavelength 300 to 730 nm.
- Substantially transparent materials for second, third, and fourth interconnects include but are not limited to ITO, AZO, FTO, a conductive polymer such as PEDOT, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers.
- Materials for second, third, and fourth interconnects that are not transparent but are still suitable include but are not limited to titanium, titanium nitride, tungsten, tantalum, tantalum nitride, aluminum, or combinations thereof.
- Second interconnect 68 is electrically connected to thin film transistor 24 .
- Fourth interconnect 70 extends through dielectric layers 54 , 100 , and 48 , and reflective layer 28 , making contact to LED substrate 18 .
- third, and fourth interconnects may be deposited by any suitable technique, including but not limited to evaporation, CVD, sputtering, evaporation, solution deposition, or spray pyrolysis, most preferably CVD.
- Interconnect material that is deposited on surface 112 of third dielectric layer 54 may be removed by any suitable technique, including but not limited to CMP, wet chemical etch, and plasma etch in corrosive gas, most preferably by CMP.
- CMP wet chemical etch
- FIG. 2G an isometric view of the thin film transistor-only is shown.
- Dielectric layer 24 is not shown in this figure for clarity.
- Third interconnect 64 which is was not visible in FIG. 2F , is now visible and in electrical contact with gate 80 .
- Interconnect 68 is in electrical contact with source 90 , although the point of contact is not visible in FIG. 2F .
- Interconnects 64 and 68 are shown with a square cross section, but may have a circular or other shape cross section.
- Other elements of the thin film transistor, gate dielectric 84 , channel 88 , and drain 94 are shown for clarity.
- Backboard 130 comprises metal wires 134 , which extend perpendicular to the page in FIG. 2H .
- this technique is sometimes referred to as flip-chip bonding, as the devices on each respective substrate face one another.
- LED 20 now overlies thin film transistor 24 .
- interconnects 64 , 68 , and 70 are connected electrically to metal wires 134 , as shown in FIG. 2I .
- Interconnect 64 is not visible in FIG. 2I .
- backboard 130 may be a printed circuit board (PCB) comprising FR-4 substrate and copper interconnects.
- backboard 130 may be an interposer comprising a silicon or glass substrate with metal wires 134 comprising copper or aluminum.
- An interposer can generally provide smaller feature sizes and pitches of metal interconnects compared with a PCB, and an interposer is preferred for this reason.
- the interposer may comprise such aspects as metal wires 134 and/or adhesive metal layers (not shown) defined by conventional masking and lithography, etch and mask removal, micro bump connections, ball or stud bumps, copper paste, through silicon vias (TSVs), or any suitable feature needed to connect to the transistors to other devices to form a display.
- a method to fabricate a light emitting device comprising the steps of forming a structure, the structure formed by the steps comprising forming an LED 20 on an LED substrate 18 , forming a reflective layer 28 overlying LED 20 , forming a thin film transistor 24 overlying LED 20 wherein a first interconnect 60 extends through reflective layer 28 electrically connecting LED 20 to thin film transistor 24 , forming a dielectric layer 54 overlying the thin film transistor 24 , forming second interconnect 64 and third interconnect 68 extending through dielectric layer 54 wherein the second interconnect 64 and third interconnect 68 electrically connect to thin film transistor 24 ; and flipping the structure comprising LED 20 , reflective layer 28 , thin film transistor 24 , first interconnect 60 , second interconnect 64 , third interconnect 68 , and dielectric layer 54 , so that LED 20 at least partially overlies thin film transistor 24 in the completed device, and the reflective layer 28 is disposed between the thin film transistor 24 and the LED 20 .
- adhesive metal may be used to join the second, third, and fourth interconnects 64 , 68 , and 70 to metal wires 134 .
- Adhesive metal may be deposited on either interconnects 64 , 68 , and 70 , or on metal wires 134 , and then patterned, and etched, to form layers on top of either interconnects 64 , 68 , and 70 , or metal wires 134 .
- Interconnects 64 , 68 , and 70 are electrically connected to metal wires 134 at the point of mutual contact with the adhesive metal.
- the principles and mechanisms of wafer bonding are well known to those skilled in the art, and are thus omitted herein.
- LED substrate 18 After bonding, some portion or all of LED substrate 18 may be removed. In other embodiments, LED substrate 18 may not be removed if LED substrate 18 is substantially transparent to light emitted by the active layer of the LED. LED substrate 18 may be removed by a laser process. If LED substrate 18 is sapphire, a KrF Excimer laser with an energy density of 400 mJ/cm 2 , a wavelength of 248 nm, and a pulse width of 38 ns can irradiate the sapphire surface at an elevated temperature of 60° C. and remove the sapphire substrate from first conductive layer 30 .
- a KrF Excimer laser with an energy density of 400 mJ/cm 2 , a wavelength of 248 nm, and a pulse width of 38 ns can irradiate the sapphire surface at an elevated temperature of 60° C. and remove the sapphire substrate from first conductive layer 30 .
- LED substrate 18 is GaAs
- a solution of NH 4 OH:35H 2 O or a solution of 5H 3 PO 4 :3H 2 O 2 :3H 2 O can be applied to remove the GaAs substrate from first conductive layer 30 .
- LED substrate 18 is silicon
- a solution of KOH, TMAH, HF+HNO 3 , or HF+NH 4 F can be applied to remove LED substrate 18 .
- first conductive layer 30 has a surface 132 .
- Surface 132 may be roughened to enhance light extraction from the LED.
- first conductive layer 30 is GaN or AlGaInN
- surface 132 can be roughened by etching in a solution of KOH.
- first conductive layer 30 is GaP, AlGaP, or AlGaNInP
- a solution of HCl and H 3 PO 4 can roughen surface 132 .
- first conductive layer 30 is GaP, a corrosive gas mixture of BCl 3 , Cl 2 , and Ar can roughen surface 132 .
- first conductive layer 30 is not roughened.
- Transparent conductive layer 140 is deposited on surface 142 of conductive layer 30 .
- Transparent conductive layer 140 makes a substantially ohmic contact to first conductive layer 30 .
- Transparent conductive layer 140 may any suitable material, including but not limited to indium tin oxide (ITO), aluminum zinc oxide (AZO), fluorine-doped tin oxide (FTO), metallic nanoparticles, carbon nanotubes, graphene, conductive polymers, or very thin layers of aluminum, silver, nickel, or a stack of a nickel layer followed by a gold layer.
- Transparent conductive layer 140 may be deposited by any suitable technique, such as evaporation, CVD, or sputtering, most preferably evaporation.
- a fourth dielectric layer 144 is deposited on transparent conductive layer 140 .
- Fourth dielectric layer 144 may be any suitable material, including but not limited to SiO 2 , Al 2 O 3 , TiO 2 , SiN, or combinations thereof, most preferably SiO 2 .
- Fourth dielectric layer 144 is substantially transparent to light of the wavelength emitted by LED 20 .
- Fourth dielectric layer 144 can be deposited by any suitable means, such as evaporation, sputtering, CVD, or spin-on techniques, most preferably by CVD.
- the thickness of fourth dielectric layer 144 may be between 0.05 and 10 microns, most preferably about 0.2 microns.
- a different embodiment of a light emitting device is shown in cross sectional schematic in FIG. 3 .
- first conductive layer 200 is only partially etched.
- the light emitting portion LED 220 is defined by the dimension L 2 of active layer 222 while first conductive layer 200 extends beyond dimension L 2 .
- LED 220 is in immediate electrical contact with first interconnect 270 by first conductive layer 200 , instead of through an intervening conductive layer, as in the previous embodiment.
- Thin film transistor 224 is fabricated by a “gate first” process.
- Thin film transistor 324 is fabricated by a “gate last” process.
- the source 308 , drain 304 , and channel 310 are fabricated first, followed by the gate dielectric 314 , and finally the gate 318 .
- transparent conductive layer 344 electrically connects conductive layer 330 of LED 320 to interconnect 360 .
- a different embodiment of a light emitting device is shown in cross sectional schematic in FIG. 5 .
- first conductive layer 400 is only partially etched.
- LED 420 is in immediate electrical contact to interconnect 460 by first conductive layer 400 , instead of through an intervening conductive layer, as in the previous embodiment.
- thin film transistor 424 is fabricated by a “gate last” process.
- Thin film transistor 524 is a vertical channel thin film transistor.
- Thin film transistor 523 is surrounded by dielectric layer 532 .
- charge carriers travel between source and drain in a direction that is substantially perpendicular to the plane of the substrate on which the thin film transistor is fabricated. Referring to FIG. 6A , charge carriers travel from source 538 to drain 530 through channel layer 534 in the Y direction.
- the gate layer 514 is in contact with the gate dielectric layer 548 .
- Thin film transistor 524 is electrically connected to LED 520 by first interconnect 518 .
- LED 520 is electrically connected to interconnect 560 through first conductive layer 500 .
- Interconnects 560 and 518 extend through reflective layer 528 . Another interconnect electrically connects to source 538 in a plane either above or below the plane of the page, and the connection is therefore not visible in FIG. 6A .
- FIG. 6B an isometric view of only the vertical thin film transistor 524 is shown.
- Dielectric layer 552 is not shown in FIG. 6B for clarity.
- Vertical thin film transistor 524 is shown before the structure is flipped and bonded, and so the device in FIG. 6B is shown inverted for clarity, compared to FIG. 6A .
- Drain 530 , channel 534 , and source 538 are arranged in a vertical stack, and are partially enclosed by gate dielectric 548 .
- Gate 514 overlies gate dielectric 548 .
- Interconnect 564 which was not visible in FIG. 6A , is in electrical contact with source 538 , and interconnect 574 is in electrical contact with gate 514 .
- Thin film transistor 624 is a vertical channel thin film transistor. Thin film transistor 624 is electrically connected to LED 620 by interconnect 618 . LED 620 is electrically connected to interconnect 660 through transparent conductive layer 644 . Interconnects 660 and 618 extend through reflective layer 628 .
- any suitable thin film transistor may be combined with an LED, with a reflective layer disposed between the LED and the thin film transistor.
- An assembly refers to a plurality of light emitting devices.
- the light emitting devices in an assembly may be grouped.
- the assembly may comprise one or more groups. Referring to FIG. 8 , an embodiment of a group of three light emitting devices 704 , 708 , and 710 is shown, although it is to be understood there may be many more light emitting devices than shown in the group.
- Each light emitting device, shown by representative light emitting device 708 comprises an LED 718 , a thin film transistor 734 , and a reflective layer 728 . Each LED at least partially overlies the thin film transistor to which it is electrically connected.
- the LEDs are fabricated of the same materials and emit light of the same dominant wavelength.
- a transparent conductive layer 724 electrically connects the LEDs in the group, and a plurality of wavelength-converting layers 740 and 744 overlie LEDs 718 and 720 , respectively, while LED 714 does not have a wavelength-converting layer overlying it.
- Each of the wavelength-converting layers 740 and 744 is excited by light emitted by the LED underlying it, and emits light of a different dominant wavelength than the LED. In other embodiments, there may be no wavelength converting layers in the assembly.
- the devices are bonded to backboard 810 and the thin film transistor of each light emitting device is electrically connected to metal wires 814 after bonding.
- a group of three light emitting devices may form a color pixel in a display, as each light emitting device may emit light of a different dominant wavelength.
- one embodiment of an assembly of light emitting devices comprises a plurality of thin film transistors, a plurality of LEDs wherein each LED of the plurality has a surface area, each LED of the plurality at least partially overlies the thin film transistor to which it is electrically connected, a reflective layer disposed between the plurality of LEDs and thin film transistors, and a backboard with a plurality of metal wires.
- LEDs 718 are fabricated on LED substrate 701 . It is to be understood that these three LEDs can be among many more LEDs fabricated on LED substrate 701 .
- first dielectric layer 760 is deposited on the LEDs and LED substrate 701 .
- first dielectric layer 760 may be planarized rendering its' top surface 762 substantially parallel to surface 702 of LED substrate 701 .
- a reflective layer 764 is deposited on first dielectric layer 760 . While reflective layer 764 is shown as a continuous layer in FIG. 9B , it is to be understood that the reflective layer 764 may not be continuous in the completed assembly in all embodiments, and there may be multiple portions of the reflective layer in other embodiments.
- a second dielectric layer 768 is deposited on reflective layer 764 .
- a first plurality of interconnects 770 extending through reflective layer 768 are next fabricated.
- First plurality of interconnects 770 may be made of any suitable material that is conductive, and is preferably substantially transparent to light of the wavelength emitted by the active layer 754 of the LEDs, for example light with a dominant wavelength of 300 to 730 nm.
- First plurality of interconnects 770 form substantially ohmic contacts to conductive layers 750 .
- conductive layers 750 may have had an ohmic contact layer (not shown) formed on them prior to fabrication of interconnects 770 .
- the ohmic contact layer would be between interconnect 770 and the unshown ohmic contact layer, and would facilitate electrical connection between interconnect 770 and conductive layer 750 .
- Interconnect material that is deposited on surface 772 of second dielectric layer 768 may be removed by any suitable technique.
- reflective layer 765 is shown in schematic cross section.
- reflective layer 765 is patterned (not shown) and etched to remove portions.
- Second dielectric layer 768 is then deposited on reflective layer 765 and in the cavities where reflective layer 765 was removed.
- First plurality of interconnects 770 are formed in dielectric layers 768 and 760 , making electrical contact to conductive layer 750 .
- first plurality of interconnects 770 are insulated from reflective layer 765 by second dielectric layer 768 .
- thin film transistors are next fabricated.
- the thin film transistors are fabricated by a “gate first” process.
- any suitable thin film transistor process including but not limited to “gate last” or vertical channel thin film transistor processes, may be used.
- Representative thin film transistor 738 comprises the gate 774 , the gate dielectric 778 , the channel 780 , the source 784 , and the drain 788 .
- a third dielectric layer 800 is then deposited over the thin film transistors.
- the second plurality of interconnects 794 including some interconnects that are not visible in FIG. 9F , and the third plurality of interconnects 798 are then formed.
- the second and third plurality of interconnects are preferably substantially transparent to light of the wavelength emitted by the active layer of the LEDs, for example light with dominant wavelength 300 to 730 nm.
- Each interconnect in the second plurality of interconnects 794 electrically connects to a thin film transistor 738 .
- the interconnects in the third plurality of interconnects 798 contact LED substrate 701 at this point in fabrication.
- An interconnect electrically connects to gate 774 in a plane above or below the plane of the page, and the connection is therefore not visible in FIG. 9F .
- This unseen interconnect is shown in the single device in FIG. 2G .
- the plurality of LEDs, the reflective layer, the plurality of thin film transistors, the interconnects, and the dielectric layer are referred to as a structure at this point in fabrication.
- Backboard 810 comprises metal wires 814 .
- the metal wires are shown in cross section in FIG. 9G , and extend perpendicular to the page.
- backboard 810 is bonded to the thin film transistors and LEDs at metal wires 814 .
- interconnects 794 and 798 are connected electrically to metal wires 814 .
- adhesive metal may be used to join the interconnects 794 and 798 to metal wires 814 .
- Adhesive metal may be deposited on either interconnects 794 and 798 , or metal wires 814 , patterned and etched, to form layers on top of either interconnects 794 and 798 , or metal wires 814 . Interconnects 794 and 798 are then electrically connected to metal wires 814 at the point of mutual contact with the adhesive metal.
- LED substrate 701 After bonding, some thickness or all of LED substrate 701 may be removed. In other embodiments, LED substrate 701 may not be removed if the LED substrate is substantially transparent to light emitted by the active layer of the LEDs. In subsequent figures, LED substrate 701 is completely removed.
- first conductive layer 758 has a surface 812 as shown in FIG. 9H .
- Surface 812 may be roughened to enhance light extraction from the LED. In other embodiments, first conductive layer 758 is not roughened.
- representative LED 718 now overlies representative thin film transistor 734 after bonding.
- the surface layer of conductive layer 758 is referred to as surface layer 902 .
- transparent conductive layer 724 is deposited on surface 902 of conductive layer 758 .
- Transparent conductive layer 724 makes a substantially ohmic contact to first conductive layer 758 .
- a fourth dielectric layer 910 is deposited on transparent conductive layer 724 .
- Fourth dielectric layer 910 is substantially transparent to light of the wavelength emitted by active layer 754 .
- Wavelength-converting layer 740 is next deposited on fourth dielectric layer 910 .
- a wavelength-converting layer is deposited directly on transparent conductive layer 724 .
- Wavelength-converting layer 740 will be excited by the light emitted by the active layer 754 and emit light of a different wavelength.
- wavelength-converting layer 740 may be an organic material, for example silicone, epoxy, or polycarbonate, combined with inorganic phosphor particles such as GaAlN, with the GaAlN phosphor particles excited by light with a dominant wavelength of between 420 and 470 nm (blue) and emitting light with a dominant wavelength of between 500 and 550 nm (red).
- the phosphor particles may be CaAlSiN:Eu, with CaAlSiN:Eu phosphor particles excited by light with a dominant wavelength of between 420 and 470 nm (blue), and emitting light with a dominant wavelength of between 610 and 730 nm (green). Any suitable phosphor particle may be used.
- silicone, epoxy, or polycarbonate may be combined with quantum dots, the quantum dots being nano-scale semiconductor material, for example group II-VI material having a composition ZnCdMgSe, CdSe, InP, ZnS, K 2 SiF 6 :Mn, SrLi 3 Al 3 N 4 :Eu, or CsPbBr 3 .
- the composition of the quantum dots can be optimized to emit red (500 to 550 nm) or green (610 to 730 nm) light when excited by blue light (420 to 470 nm). Any suitable quantum dot composition may be used.
- wavelength-converting layer 740 may be screen printed into any suitable pattern on the wafer.
- wavelength-converting layer 740 may be phosphor particles or quantum dots embedded in glass, a technique known as phosphor-in-glass (PiG) or quantum dot-in-glass (QDiG).
- glass paste combining SiO 2 , B 2 O 3 , phosphor particles or quantum dots, adhesive, and organic solvent may be screen printed in a pattern on fourth dielectric layer 910 or transparent conductive layer 724 using a stencil.
- the glass paste with phosphor particles or quantum dots may be screen printed without a pattern. The volatile organic components of the glass paste may be removed by drying at 150° C. and sintering at 600° C.
- the PiG or QDiG layer may be deposited by a spin-on technique, in which chemicals and phosphor particles or quantum dots are suspended in organic solvents. The solution is spun as a continuous film. The film is dried and annealed, which substantially removes the organic materials, leaving a glass film with phosphor particles or quantum dots.
- the glass film with phosphor particles or quantum dots is wavelength-converting layer 740 . If wavelength-converting layer 740 was deposited as a continuous film, a masking layer (not shown) can be applied, patterned, and wavelength-converting layer 740 etched. Wavelength-converting layer 740 may be etched by any suitable etchant, including but not limited to acids or corrosive gases. The masking layer is removed. Wavelength-converting layer 740 may be realized in its smallest form by the technique of depositing PiG or QDiG in continuous film form, depositing a masking layer and patterning, etching the film, and then removing the masking layer.
- Wavelength-converting layer 744 may convert light emitted by the underlying LED to a different wavelength than that emitted by wavelength-converting layer 740 .
- wavelength-converting layer 740 is excited by light with a dominant wavelength of between 420 and 470 nm (blue), and emits light with a dominant wavelength of between 610 and 730 nm (green)
- wavelength-converting layer 744 may be excited by light with a dominant wavelength of between 420 and 470 nm (blue), and emit light with a dominant wavelength of between 500 to 550 nm (red).
- the three LEDs shown in FIG. 9J emit blue light, but light emitting device 704 will emit blue light, light emitting device 708 will emit green light, and light emitting device 710 will emit red light.
- a passivating layer 914 can be deposited over the plurality of wavelength-converting layers 740 and 744 .
- Passivating layer 914 protects the light emitting devices 704 , 708 , and 710 from moisture intrusion and/or mobile ions which might degrade the device.
- Passivating layer 914 can be any suitable material which is substantially transparent to light of the wavelength emitted by the active layers of the LEDs and/or the wavelengths emitted by the wavelength-converting layers. In embodiments in which there are no wavelength-converting layers, dielectric layer 910 can act as a passivating layer. If wavelength-converting layers 740 and 744 contain organic materials, which are sensitive to elevated temperature, passivating layer 914 can be an organic material, including but not limited to silicone, epoxy, or polycarbonate.
- passivating layer 914 can avoid high temperature processing that could compromise wavelength-converting layers 740 and 744 if wavelength-converting layers 740 and 744 were organic. If wavelength-converting layers 740 and 744 are PiG or QDiG, both of which are less sensitive to elevated temperature than an organic material such as silicone, epoxy, or polycarbonate, then passivating layer 914 may comprise either an organic layer such as silicone, epoxy, or polycarbonate or an inorganic dielectric material such SiO 2 , SiN, Al 2 O 3 , or TiO 2 , most preferably an inorganic dielectric material.
- the inorganic dielectric material for passivating layer 914 can be deposited by any suitable method, including but not limited to evaporation, sputtering, or CVD, most preferably CVD. If passivating layer 914 is SiO 2 , the layer may be between 0.02 and 10 microns thick, in this example about 0.5 microns. Fabrication of an assembly of light emitting devices is now substantially complete.
- each fabrication step is completed on many devices simultaneously, reducing the cost of each step per device.
- the space between each LED can be minimized, increasing the density of LEDs per area.
- the size of each LED and the space between LEDs determined by photolithographic techniques instead of mechanical sawing the area of each LED may be very small.
- a method to fabricate an assembly of light emitting devices comprises the steps of forming a structure, the structure formed by the steps comprising: forming a plurality of LEDs on an LED substrate, forming a reflective layer, forming a plurality of thin film transistors, wherein each thin film transistor at least partially overlies an LED of the plurality, forming a first plurality of interconnects wherein each interconnect extends through the reflective layer, forming a dielectric layer overlying the thin film transistors, forming a second plurality of interconnects extending from the thin film transistors through dielectric layer; flipping the structure comprising the plurality of LEDs, the reflective layer, the first and second pluralities of interconnects, and the dielectric layer so that in the completed assembly, each LED of the plurality of LEDs at least partially overlies a thin film transistor of the plurality of thin film transistors; and bonding the
- FIG. 10 is a schematic cross section of another embodiment of an assembly of light emitting devices.
- wavelength-converting layer 1004 is fabricated on fourth dielectric layer 1010 .
- a fifth dielectric layer 1020 is deposited on top of wavelength-converting layer 1004 .
- Wavelength-converting layer 1024 is then fabricated on top of fifth dielectric layer 1020 , followed by deposition of passivating layer 1030 on top of wavelength-converting layer 1024 .
- FIG. 11A is a cross sectional schematic of another embodiment of an assembly of light emitting devices.
- a transparent conductive layer 1100 electrically connects one of the conductive layers 1110 of each LED 1130 .
- Side reflectors 1150 are disposed around the edges of the LEDs. Side reflectors 1150 prevent light from adjacent LEDs in the plurality of LEDs from interfering with one another. The side reflectors 1150 also help to directionalize the light, in the direction shown by the arrow in FIG. 11A .
- Side reflectors 1150 may be any suitable material that substantially reflects light of the wavelength emitted by the LED.
- Side reflectors 1150 may be any suitable material, including but not limited to metals such aluminum, silver, or gold, alloys of aluminum, silver, or gold, or a composite material such as a polymer mixed with metal oxide particles, or a DBR.
- the metal oxide particles may be, for example, titanium oxide.
- Side reflectors 1150 may be deposited by any suitable technique, such as sputtering, evaporation, electrodeposition, chemical vapor deposition, liquid dispense, or screen printing.
- FIG. 11B is a plan view of an assembly of light emitting devices shown in FIG. 11A through plane X1-X1.
- side reflectors 1150 are conductive, some portion of dielectric layer 1154 will be disposed between the side reflector 1150 and LED 1130 to electrically isolate side reflectors 1150 from LEDs 1130 .
- Vertical interconnects 1114 connect to their respective LEDs.
- FIG. 11C shows a plan view schematic of a different embodiment of an assembly of light emitting devices, wherein the LEDs do not have the same area.
- LED 1204 has a smaller area than LEDs 1208 and 1210 .
- Vertical interconnects 1214 connect to their respective LEDs.
- the LEDs in an assembly may be any suitable shape or size, and the shape and sizes of individual LEDs in one assembly may differ from one another.
- the LEDs may have different areas to account for the varying brightness of the light after it has passed through a wavelength-converting layers. By fabricating the LEDs with different areas, the current required to produce a brightness of one color in one light emitting device may be more closely matched to produce a brightness of light with a different color from a different light emitting device.
- FIG. 12 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1300 , 1304 , and 1308 .
- thin film transistors 1340 , 1344 , and 1348 are fabricated by a “gate first” method, and LEDs 1314 are electrically connected by conductive layer 1311 .
- Wavelength-converting layers 1320 and 1324 are deposited on the same dielectric layer 1313 .
- FIG. 13 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1400 , 1404 , and 1408 .
- the thin film transistors 1440 , 1444 , and 1448 are fabricated by a “gate last” process, a transparent conductive film 1411 electrically connects the LEDs 1414 , and the wavelength-converting layers 1420 and 1424 are deposited on dielectric film 1413 .
- Side reflectors 1450 are disposed between adjacent LEDs.
- FIG. 14 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1500 , 1504 , and 1508 .
- the thin film transistors 1540 , 1544 , and 1548 are fabricated by a “gate last” process.
- Conductive layer 1511 electrically connects LEDs 1514 .
- Wavelength-converting layer 1532 is deposited on dielectric layer 1513 and wavelength-converting layer 1542 is deposited on dielectric layer 1530 .
- FIG. 15 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1600 , 1604 , and 1608 .
- the thin film transistors 1640 , 1644 , and 1648 are fabricated by a vertical channel process.
- Conductive layer 1611 electrically connects LEDs 1614 .
- Wavelength-converting layer 1632 is deposited on dielectric layer 1613 and wavelength-converting layer 1642 is deposited on dielectric layer 1630 .
- FIG. 16 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1700 , 1704 , and 1708 .
- the thin film transistors 1740 , 1744 , and 1748 are fabricated by with a vertical channel process.
- Transparent conductive layer 1711 electrically connects LEDs 1714 .
- Wavelength-converting layer 1732 is deposited on dielectric layer 1713 and wavelength-converting layer 1742 is deposited on dielectric layer 1730 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Led Devices (AREA)
Abstract
This application describes a light emitting device or an assembly of light emitting devices. In the completed device, an LED at least partially overlies a thin film transistor and a reflective layer is disposed between the LED and the thin film transistor. Methods to fabricate such devices and assemblies of devices are also described.
Description
- This is a continuation-in-part application of U.S. patent application Ser. No. 15/984,370 filed May 20, 2018, which is assigned to the assignee hereof and filed by the inventor hereof and which is incorporated by reference herein.
- The embodiments of the invention are directed generally to light emitting devices with high brightness and small area.
- Light emitting devices can form displays when integrated in arrays. Light emitting devices often comprise a light emitting diode (LED) and a transistor. There is a large interest in fabricating displays comprising many individual LEDs with small area, sometimes called micro LEDs, with minimal spacing between the LEDs, resulting in a large density of LEDs. The current manufacturing steps to fabricate light emitting devices with small LEDs and transistors in high density are not cost effective. It is advantageous to reduce the cost of assembling small LEDs into light emitting devices. In addition, it is advantageous to increase the brightness of small light emitting devices.
- Embodiments described herein provide for a light emitting device with small size, high brightness, and lower cost manufacturing steps than conventional methods. In one embodiment, a light emitting device comprises a thin film transistor, an LED, wherein the LED at least partially overlies the transistor, and a reflective layer disposed between the thin film transistor and the LED. The LED has a surface area, which is the area in a plane parallel to the LED substrate, which can be small, for example less than 40,000 square microns.
- Another embodiment is an assembly of light emitting devices comprising a plurality of thin film transistors, a plurality of LEDs wherein each LED of the plurality at least partially overlies a thin film transistor of the plurality of thin film transistors, a reflective layer, wherein the reflective layer is or are disposed between an LED of the plurality of LEDs and a thin film transistor of the plurality of thin film transistors; and a backboard with a plurality of interconnects. The LEDs can have a small area, for example less than 40,000 square microns per LED.
- Another embodiment is a method to fabricate a light emitting device comprising the steps of forming a structure, the structure formed by steps comprising: a) forming an LED on an LED substrate; b) forming a reflective layer overlying the LED; c) forming a thin film transistor overlying the LED, wherein a first interconnect extends through the reflective layer electrically connecting the LED to the thin film transistor; d) forming a dielectric layer overlying the thin film transistor; e) forming a second interconnect and a third interconnect extending through the dielectric layer, wherein the second and third interconnects are electrically connected to the thin film transistor; and flipping the structure comprising the LED, the reflective layer, the thin film transistor, the first, second, and third interconnects, and the dielectric layer, so that, in the completed device, the LED at least partially overlies the thin film transistor, and the reflective layer is disposed between the thin film transistor and the LED.
- Another embodiment is a method to fabricate an assembly of light emitting devices comprising the steps of: forming a structure, the structure formed by steps comprising: a) forming a plurality of LEDs on an LED substrate; b) forming a reflective layer; c) forming a plurality of thin film transistors, wherein each thin film transistor of the plurality of thin film transistors at least partially overlies an LED of the plurality of LEDs; d) forming a first plurality of interconnects, wherein each interconnect of the plurality extends through the reflective layer; e) forming a dielectric layer overlying the thin film transistors; f) forming a second plurality of interconnects extending from the thin film transistors through the dielectric layer; flipping the structure comprising the plurality of LEDs, the reflective layer, the plurality of thin film transistors, the first and second plurality of interconnects, and the dielectric layer, so that, in the completed device, each LED of the plurality of LEDs at least partially overlies a thin film transistor of the plurality of thin film transistors; and bonding the second plurality of interconnects to a backboard.
- The drawings are not to scale, and the thickness and dimensions of some layers may be exaggerated for clarity. These and other features, aspects, and advantages of the embodiments described herein will become better understood with regard to the following description, appended claims, and accompanying drawings, where:
-
FIG. 1 illustrates a cross sectional view of one embodiment of a single light emitting device wherein the thin film transistor has been formed by a “gate first” method and a transparent conductive layer is connected to one of the conductive layers of the LED. -
FIGS. 2A-2J illustrate cross sectional or isometric views of steps of one embodiment in the fabrication of a light emitting device. -
FIG. 3 illustrates a cross sectional view of one embodiment of a light emitting device wherein the thin film transistor has been formed by a “gate first” method. -
FIG. 4 illustrates a cross sectional view of one embodiment of a light emitting device wherein the thin film transistor has been made by a “gate last” method, and a transparent conductive layer is connected to one of the conductive layers of the LED. -
FIG. 5 illustrates a cross sectional view of one embodiment of a light emitting device wherein the LED has been made by a “gate last” method. -
FIG. 6A illustrates a cross sectional view of one embodiment of a light emitting device wherein the thin film transistor has a vertical channel.FIG. 6B illustrates an isometric view of the thin film transistor-only ofFIG. 6A with a vertical channel before light emitting device fabrication is complete. The thin film transistor shown inFIG. 6A has been “flipped over” when compared to the view of the thin film transistor inFIG. 6B . -
FIG. 7 illustrates a cross sectional view of one embodiment of a light emitting device wherein the LED at least partially overlies a thin film transistor that has a vertical channel, and a transparent conductive layer is connected to one of the conductive layers of the LED. -
FIG. 8 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein each LED at least partially overlies a thin film transistor that has been formed by a “gate first” method, a transparent conductive layer is connected to one of each of the conductive layers of the LEDs, and wavelength-converting layers overlie at least some of the light emitting devices. -
FIGS. 9A-9J illustrate cross sectional views of steps in one embodiment in the fabrication of an assembly of light emitting devices. -
FIG. 10 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the wavelength-converting layers are disposed on different planes above the LEDs. -
FIG. 11A illustrates a cross sectional view of one embodiment of an assembly of light emitting devices with side reflectors disposed between adjacent LEDs of adjacent light emitting devices.FIG. 11B illustrates a plan view of one embodiment of an assembly of light emitting devices wherein side reflectors surround LEDs of approximately equal area. -
FIG. 11C illustrates a plan view of one embodiment of an assembly of light emitting devices wherein side reflectors surround LEDs of unequal area. -
FIG. 12 illustrates a cross sectional view of an embodiment of an assembly of light emitting devices wherein the thin film transistors have been formed by a “gate first” method and wavelength-converting layers exist on one plane above the LEDs. -
FIG. 13 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the thin film transistors have been formed by a “gate last” method, side reflectors are disposed between adjacent LEDs of adjacent light emitting devices, a transparent conductive layer is connected to one of each of the conductive layers of the LEDs, and wavelength-converting layers are disposed on one plane above the LEDs. -
FIG. 14 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the thin film transistors have been formed by a “gate last” method and wavelength-converting layers are disposed on different planes above the LEDs. -
FIG. 15 illustrates a cross sectional view of one embodiment of an assembly of light emitting devices wherein the thin film transistors have vertical channels and wavelength-converting layers are disposed on different planes above the LEDs. -
FIG. 16 illustrates a cross sectional view of an embodiment of an assembly of light emitting devices where the thin film transistors have vertical channels, a transparent conducive layer is in contact with the LEDs, and wavelength-converting layers exist on different planes above the LEDs. - Some embodiments of a light emitting device described herein comprise an LED, a reflective layer, and a thin film transistor. The thin film transistor modulates the current supplied to the LED. Other embodiments will comprise elements to connect light emitting devices to a backboard. In the embodiments described herein, singulation of LEDs is avoided. Singulation describes the separation of one LED die from a group fabricated on an LED substrate, such as a semiconductor wafer. Conventional methods of singulation include sawing the LED substrate, which results in kerf loss where the sawing blade traveled through the LED substrate. The kerf can be as much as 100 microns wide. Kerf loss increases the cost of LEDs due to inefficient use of LED substrate space. Kerf loss during light emitting device separation is minimized in the embodiments described herein. In conventional methods of light emitting device fabrication, the singulated LED is then electrically connected to a transistor using, for example, mechanical placement of the LED and wire bonding. Mechanical placement of single LEDs and wire bonding are costly manufacturing steps. In embodiments of the present invention, many devices are fabricated concurrently on a substrate, reducing costs compared to fabrication of single a light emitting device. Instead of singulation of one light emitting device, groups of light emitting devices are diced, which reduces total kerf loss, and allows smaller light emitting devices with smaller pitch to be manufactured. The pitch is the distance from the edge of one light emitting device to the same edge of an adjacent light emitting device. The size and pitch of the light emitting devices are reduced compared to conventional devices. The completed light emitting device(s) described herein can be used as part of a display. However, it should be recognized that embodiments described herein can have a broad range of applications.
- An embodiment of a single light emitting device will first be described. A detailed description of an embodiment to fabricate a single light emitting device will follow. Other embodiments of single light emitting devices will be then described. An embodiment of an assembly of light emitting devices will be described. A detailed description of an embodiment to fabricate an assembly of light emitting devices will follow. Other embodiments of assemblies of light emitting devices will be then described. In the figures shown, the LED and thin film transistor are of similar size for clarity, but in general, the LED will be much larger than the thin film transistor. The area of the LED describes the area of the LED that is substantially planar to the plane of the substrate on which it is fabricated. For example, the LED may have an area of 40,000 square microns while the thin film transistor may have an area of 50 square microns.
- When reference is made herein to a method comprising two or more defined steps, the defined steps can be carried out in any order or simultaneously (except where context or specific instruction excludes that possibility), and the method can include one or more other steps carried out before any of the defined steps, between two of the defined steps, or after all the defined steps (except where context excludes that possibility).
- One embodiment is shown in cross section in
FIG. 1 . It is to be understood that although one light emitting device is shown, the one device may be one among many. The light emitting device comprises anLED 20, athin film transistor 24, and areflective layer 28 disposed betweenLED 20 andthin film transistor 24. TheLED 20 may have a small surface area, such as less than 40,000 square microns, or less than 1,000 square microns, or less than 100 square microns.Thin film transistor 24 modulates the electrical current toLED 20, which controls the amount of light produced by the light emitting device.Reflective layer 28 reflects light emitted byLED 20 in the direction indicated by the arrow, directing more light towards the viewer. Afirst interconnect 60 extends throughreflective layer 28 and electrically connects LED 20 tothin film transistor 24.Second interconnect 68 electrically connectsthin film transistor 24 to other devices (not shown). A third interconnect (not shown) electrically connects to thegate 80 ofthin film transistor 24 in a plane above or below the plane of the page, and is therefore not visible inFIG. 1 . The third interconnect will be shown later inFIG. 2G .Fourth interconnect 70 electrically connects LED 20 to other devices or to ground (not shown). In this embodiment,LED 20 completely overliesthin film transistor 24. In other embodiments, the LED may partially overlie the thin film transistor. Withthin film transistor 24 completely underneathLED 20, other LEDs can be placed adjacent toLED 20 with minimal spacing between them. To summarize, a light emitting device is described comprising athin film transistor 24, anLED 20 having a surface area at least partially overlying thethin film transistor 24, areflective layer 28 disposed between theLED 20 andthin film transistor 24, and aninterconnect 60 extending through thereflective layer 28 electrically connecting theLED 20 to thethin film transistor 24. - By fabricating
reflective layer 28 underneathLED 20, the amount of light directed towards the viewer is increased. By fabricatingthin film transistor 24 underneath the LED instead of alongside it, adjacent light emitting devices can be placed closely together, increasing the density of LEDs per area. - One embodiment of a fabrication sequence to make the embodiment shown in
FIG. 1 will now be described. By using whole-wafer process fabrication and avoiding singulation of LEDs, the LEDs in the present invention can be smaller and more closely packed together. Use of expensive conventional single device fabrication techniques such as wire bonding can be minimized. As shown in cross section inFIG. 2A ,LED 20 is fabricated onLED substrate 18.LED 20 comprises firstconductive layer 30 which is disposed onLED substrate 18, anactive layer 34 disposed on firstconductive layer 30, and a secondconductive layer 38 disposed onactive layer 34. It is to be understood that this one LED may represent one of many LEDs onLED substrate 18. -
LED substrate 18 upon which LED 20 is fabricated can be any suitable single crystal semiconductor, including but not limited to sapphire, SiC, GaN, ZnO, and Si.LED substrate 18 should be made of single crystal material which is substantially crystal lattice matched with the firstconductive layer 30. Substantially crystal lattice matched is to mean the mismatch between the two crystal lattices is less than about 25%. For example, GaN and sapphire are substantially crystal lattice matched, with a lattice mismatch of 16%. - First
conductive layer 30 and secondconductive layer 38 may be any suitable semiconductor layer known to those skilled in the art, including but not limited to GaP, AlGaAs, GaAsP, AlGaP, GaInP, InGaN, SiC, AlGaN, AlN, InN, or InP, most preferably GaN. Firstconductive layer 30 and secondconductive layer 38 may the same or different materials. For example, the first and secondconductive layers Active layer 34 may be fabricated of any standard semiconductor materials, for example InGaN, in any formation, for example single quantum well, multiple quantum wells, or double heterostructure. As known to those skilled in the art, in other embodiments, there may be so-called current blocking layers (not shown) above and below active layer 34 (i.e.active layer 34 may be deposited on a current blocking layer, and a current blocking layer may be deposited on active layer 34). The principles and mechanisms of the conductive and active layers are well known to those skilled in the art, and are thus omitted herein. Any suitable method may be used to deposit LED semiconducting materials, including but not limited to metal organic chemical vapor deposition (MOCVD), hydride vapor phase epitaxy, or molecular beam epitaxy, most preferably MOCVD. - Referring to
FIG. 2B , afirst dielectric layer 48 is deposited onLED 20 andLED substrate 18. Firstdielectric layer 48 may be any suitable material, including but not limited to SiO2, Al2O3, TiO2, SiN, or combinations thereof, most preferably SiO2. Firstdielectric layer 48 is substantially transparent to light of the wavelength emitted byactive layer 34. Substantially transparent is to mean at least 70% of the light is transmitted through the layer. Firstdielectric layer 48 can be deposited by any suitable means, such as evaporation, sputtering, chemical vapor deposition (CVD), or spin-on techniques, most preferably by CVD. After deposition,first dielectric layer 48 may be planarized. Planarization is the process by which thetop surface 32 of firstdielectric layer 48 is rendered substantially parallel to surface 22 ofLED substrate 18. Planarization may be accomplished by any suitable technique, including but not limited to chemical mechanical planarization (CMP), wet chemical etch, or plasma etch in corrosive gas, most preferably by CMP. Subsequent steps in fabrication will be described assuming thatdielectric layer 48 ofFIG. 2 has been planarized. It is to be understood that the fabrication could proceed without this planarizing step. The thickness of firstdielectric layer 48, which is to mean the distance betweensurface 22 andsurface 32, can be between 0.05 and 100 microns, most preferably about 2 microns. - A
reflective layer 28 is deposited onsurface 32 of firstdielectric layer 48.Reflective layer 28 may be any suitable material that substantially reflects visible light of the wavelength emitted byactive layer 34. Substantially reflective is to mean at least 70% of the light is reflected by the layer. Suitable materials include but are not limited to metals like aluminum, gold, or silver, alloys of aluminum, gold, or silver, a composite material such as a polymer mixed with metal oxide particles, or a distributed Bragg reflector (DBR), most preferably a DBR. A DBR includes one or more pairs of dielectric layers (not shown). Each dielectric layer in a pair has a different index of refraction. The dielectric layers of the DBR may be deposited by any suitable method, including but not limited to evaporation, sputtering, CVD, or atomic layer deposition (ALD), which is a type of CVD, most preferably by evaporation. The thickness of each dielectric layer in the DBR is designed to be about one quarter of the wavelength of light that is to be reflected. The wavelength of light varies with the index of refraction of each material. For example, for an active layer of an LED that emits blue light with a wavelength from 440 to 460 nm, a suitably reflective DBR would be comprised of one to ten, most preferably five, pairs of aluminum oxide (index of refraction is 1.5 to 1.7) and titanium oxide (index of refraction is 2.3 to 2.7) layers, where the aluminum oxide layer is 67±7 nm thick and the titanium oxide layer is 49±5 nm thick. Areflective layer 28 that is a DBR may comprise silicon oxide, silicon nitride, aluminum oxide, tantalum oxide, or titanium oxide, or any other suitable dielectric materials. Whilereflective layer 28 is shown as a continuous layer inFIG. 2B , it is to be understood thatreflective layer 28 may not be continuous in all embodiments, and there may be multiple reflective layers in other embodiments. - Referring to
FIG. 2C , asecond dielectric layer 100 is deposited onreflective layer 28.Second dielectric layer 100 may be any suitable material, including but not limited to SiO2, Al2O3, TiO2, SiN, or combinations thereof, most preferably SiO2.Second dielectric layer 100 is substantially transparent to light of the wavelength emitted by theactive layer 34.Second dielectric layer 100 can be deposited by any suitable means, such as evaporation, sputtering, CVD, or spin-on techniques, most preferably by CVD. The thickness of seconddielectric layer 100 may be between 0.05 and 10 microns, most preferably about 0.2 microns. - A
first interconnect 60 extending throughreflective layer 28 is next fabricated. A masking layer such as photoresist (not shown) is applied and patterned, and portions oflayers conductive layer 38 is exposed after this etch is complete. The etching may be accomplished by any suitable etchant, such as corrosive gases like CHF3, SF6, HBr, or wet chemical acid, such as hydrofluoric acid (HF), nitric acid (HNO3), or sulfuric acid (H2SO4), most preferably by corrosive gas. The masking layer is then removed.First interconnect 60 is then deposited into the cavity where layers 100, 28, and 48 were removed, as shown inFIG. 2C . In one embodiment,first interconnect 60 is cylinder-shaped in plan view cross section, with the diameter of the cylinder in contact withconductive layer 38, although any suitable shape may be used. In one example, the diameter of the cylinder-shaped portion offirst interconnect 60 is 0.8 microns, although any suitable dimension may be used.First interconnect 60 may be made of any suitable material that is conductive, and is preferably substantially transparent to light of the wavelength emitted by theactive layer 34, for example light withdominant wavelength 300 to 730 nm. For substantial transparency,first interconnect 60 may comprise ITO, FTO, AZO, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers such as Poly(3,4-ethylenedioxythiophene, or PEDOT). Examples offirst interconnect 60 materials that are not transparent may include but are not limited to titanium, titanium nitride, tungsten, tantalum, tantalum nitride, and aluminum.First interconnect 60 forms a substantially ohmic contact toconductive layer 38. In some embodiments,conductive layer 38 may have had an ohmic contact layer (not shown) formed on it prior to fabrication ofinterconnect 60. In this case, the ohmic contact would occur betweenfirst interconnect 60 and the ohmic contact layer (not shown).First interconnect 60 may be deposited by any suitable technique, including but not limited to evaporation, CVD, sputtering, solution deposition, or spray pyrolysis, most preferably CVD. Interconnect material that is deposited onsurface 102 of seconddielectric layer 100 may be removed by any suitable technique, including but not limited to CMP, wet chemical etch, plasma etch in corrosive gas, most preferably CMP. - Referring to
FIG. 2D , in a different embodiment,reflective layer 28 may have been patterned (not shown) and etched prior to deposition of seconddielectric layer 100, forming portions ofreflective layer 28. Even whenreflective layer 28 is etched into multiple disconnected pieces, it will be referred to asreflective layer 28 since it was deposited as a single layer. In this embodiment, the pattern and etch created opening L1 inreflective layer 28, through whichfirst interconnect 60 extends. Some portion of seconddielectric layer 100 is disposed between the two portions ofreflective layer 28 andfirst interconnect 60. The fabrication of openings inreflective layer 28 is needed whenreflective layer 28 is conductive. By etching openings larger than the diameter offirst interconnect 60 and insuring some dielectric material is disposed between a conductivereflective layer 28 andfirst interconnect 60, electrical connection betweenreflective layer 28 andfirst interconnect 60 is avoided. This technique is not needed whenreflective layer 28 comprises a dielectric material, such as a DBR. - Referring to
FIG. 2E ,thin film transistor 24 is next fabricated. In the embodiment shown inFIG. 2E ,thin film transistor 24 is fabricated by a “gate first” process. Any suitable thin film transistor process, including but not limited to “gate last” or vertical channel thin film transistor process, may be used. In a “gate first” process, thegate 80 is first fabricated. A gate layer is deposited using any suitable conductive material, including but not limited to doped silicon, doped silicon germanium, doped germanium, or a metal such as molybdenum, aluminum, titanium, titanium nitride, tantalum, tantalum nitride, chrome, tungsten, or tungsten nitride. A masking layer such as photoresist (not shown) is applied and patterned, and portions of the gate layer are removed by etching, leavinggate 80. The etching may be accomplished by any suitable etchant, such as corrosive gases like CHF3, SF6, HBr, or wet chemical acid, such as HF, HNO3, or H2SO4, most preferably by corrosive gas. The masking layer is then removed. - Next the
gate dielectric 84 andchannel 88 are fabricated. A gate dielectric layer may be deposited by any suitable method, including but not limited to spin on, sputtering, evaporation, or CVD techniques. As thegate dielectric 84 andchannel 88 are necessarily etched from from a larger initial gate dielectric layer and channel layer, the reference numbers for each shall refer to the final etched layers. The gate dielectric layer may be any suitable material, including but not limited to silicon oxide, silicon nitride, aluminum oxide, hafnium oxide, hafnium silicon oxide, or combinations thereof. The gate dielectric layer is deposited on thegate 80. The channel layer is then deposited on the gate dielectric layer. The channel layer may be deposited by any suitable method, including but not limited to sputtering, evaporation, or CVD techniques. The channel layer may be any suitable material, including but not limited to silicon, silicon-germanium, germanium, zinc oxide, indium zinc oxide (IZO), indium gallium zinc oxide (IGZO), zinc oxide nitride (ZnON), or combinations thereof. The channel layer material may be amorphous, polycrystalline, or single crystal. A masking layer such as photoresist (not shown) is applied and patterned, and portions of the channel layer and gate dielectric layer are removed by etching. The etching may be accomplished by any suitable etchant, such as corrosive gases like CHF3, SF6, HBr, or wet chemical acid, such as HF, HNO3, or H2SO4, most preferably by corrosive gas. The masking layer is then removed.Gate 80 andgate dielectric 84, as shown inFIG. 2E , are fabricated by this step. - Next, the
source 94 and thedrain 90 are fabricated. A source and drain layer may be fabricated of any suitable material, including but not limited to molybdenum, doped silicon, doped germanium, or doped silicon germanium. The source and drain layer is first deposited onchannel 88, surface 92 ofdielectric layer 100, andinterconnect 60. The source and drain layer may be deposited by any suitable technique, including but not limited to sputtering, evaporation, or CVD techniques. A masking layer such as photoresist (not shown) is applied and patterned, and portions of the source and drain layer are removed by etching. The etching may be accomplished by any suitable etchant, such as corrosive gases like CHF3, SF6, HBr, or wet chemical acid, such as HF, HNO3, or H2SO4, most preferably by corrosive gas. The masking layer is then removed, leavingsource 94 anddrain 90.Drain 90 is in electrical contact withfirst interconnect 60, which, in turn, is in electrical contact withLED 20.Thin film transistor 24 fabrication is now substantially complete. - Referring to
FIG. 2F , a third dielectric layer 54 is deposited overthin film transistor 24. Third dielectric layer 54 may be planarized by any suitable technique, such as CMP or etch-back, most preferably CMP, leavingsurface 112 of dielectric layer 54 substantially parallel to surface 22 ofLED substrate 18. Subsequent steps in fabrication will be described assuming that third dielectric layer 54 ofFIG. 2 has been planarized. It is to be understood that the fabrication could proceed without this planarizing step. Next, a masking layer such as photoresist (not shown) is applied and patterned, and portions of third dielectric layer 54 are removed by etching in specific locations. The etching may be accomplished by any suitable etchant, such as corrosive gas like CHF3 or wet chemical acid, such as HF, most preferably by corrosive gas. The masking layer is then removed. The cavities in third dielectric layer 54 formed by this etching step are then filled with conductive material to form thesecond interconnect 68, a third interconnect (not visible), and afourth interconnect 70. The third interconnect is not visible as it exists in a plane above or below the plane of the page inFIG. 2F , and will be shown in the followingFIG. 2G . Second, third, and fourth interconnects are preferably substantially transparent to light of the wavelength emitted byLED 20, for example light withdominant wavelength 300 to 730 nm. Substantially transparent materials for second, third, and fourth interconnects include but are not limited to ITO, AZO, FTO, a conductive polymer such as PEDOT, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers. Materials for second, third, and fourth interconnects that are not transparent but are still suitable include but are not limited to titanium, titanium nitride, tungsten, tantalum, tantalum nitride, aluminum, or combinations thereof.Second interconnect 68 is electrically connected tothin film transistor 24.Fourth interconnect 70 extends throughdielectric layers reflective layer 28, making contact toLED substrate 18. Second, third, and fourth interconnects may be deposited by any suitable technique, including but not limited to evaporation, CVD, sputtering, evaporation, solution deposition, or spray pyrolysis, most preferably CVD. Interconnect material that is deposited onsurface 112 of third dielectric layer 54 may be removed by any suitable technique, including but not limited to CMP, wet chemical etch, and plasma etch in corrosive gas, most preferably by CMP. IfLED substrate 18 is viewed as the bottom, and third dielectric layer 54 as the top shown in the orientation inFIG. 2F ,LED 20 underliesthin film transistor 24. In other embodiments,LED 20 may partially underliethin film transistor 24. In this embodiment, the LED, the thin film transistor, the reflective layer, the interconnects, and dielectric layers are referred to as the structure at this point in fabrication. - Referring to
FIG. 2G , an isometric view of the thin film transistor-only is shown.Dielectric layer 24 is not shown in this figure for clarity.Third interconnect 64, which is was not visible inFIG. 2F , is now visible and in electrical contact withgate 80.Interconnect 68 is in electrical contact withsource 90, although the point of contact is not visible inFIG. 2F .Interconnects gate dielectric 84,channel 88, and drain 94, are shown for clarity. - Referring to
FIG. 2H , the structure comprisingLED substrate 18 withLED 20 andthin film transistor 24 is now flipped and bonded to abackboard 130.Backboard 130 comprisesmetal wires 134, which extend perpendicular to the page inFIG. 2H . In one embodiment, this technique is sometimes referred to as flip-chip bonding, as the devices on each respective substrate face one another. In the orientation shown inFIG. 2G ,LED 20 now overliesthin film transistor 24. After bonding, interconnects 64, 68, and 70 are connected electrically tometal wires 134, as shown inFIG. 2I .Interconnect 64 is not visible inFIG. 2I . Any suitable bonding technique may be used, including but not limited to thermocompression, anodic, plasma activated, eutectic, or surface activated, most preferably anodic bonding. In one embodiment,backboard 130 may be a printed circuit board (PCB) comprising FR-4 substrate and copper interconnects. In a different embodiment,backboard 130 may be an interposer comprising a silicon or glass substrate withmetal wires 134 comprising copper or aluminum. An interposer can generally provide smaller feature sizes and pitches of metal interconnects compared with a PCB, and an interposer is preferred for this reason. The interposer may comprise such aspects asmetal wires 134 and/or adhesive metal layers (not shown) defined by conventional masking and lithography, etch and mask removal, micro bump connections, ball or stud bumps, copper paste, through silicon vias (TSVs), or any suitable feature needed to connect to the transistors to other devices to form a display. To summarize, a method to fabricate a light emitting device is describing comprising the steps of forming a structure, the structure formed by the steps comprising forming anLED 20 on anLED substrate 18, forming areflective layer 28 overlyingLED 20, forming athin film transistor 24 overlyingLED 20 wherein afirst interconnect 60 extends throughreflective layer 28 electrically connectingLED 20 tothin film transistor 24, forming a dielectric layer 54 overlying thethin film transistor 24, formingsecond interconnect 64 andthird interconnect 68 extending through dielectric layer 54 wherein thesecond interconnect 64 andthird interconnect 68 electrically connect tothin film transistor 24; and flipping thestructure comprising LED 20,reflective layer 28,thin film transistor 24,first interconnect 60,second interconnect 64,third interconnect 68, and dielectric layer 54, so thatLED 20 at least partially overliesthin film transistor 24 in the completed device, and thereflective layer 28 is disposed between thethin film transistor 24 and theLED 20. - In another embodiment, adhesive metal (not shown) may be used to join the second, third, and
fourth interconnects metal wires 134. Adhesive metal may be deposited on eitherinterconnects metal wires 134, and then patterned, and etched, to form layers on top of eitherinterconnects metal wires 134.Interconnects metal wires 134 at the point of mutual contact with the adhesive metal. The principles and mechanisms of wafer bonding are well known to those skilled in the art, and are thus omitted herein. - After bonding, some portion or all of
LED substrate 18 may be removed. In other embodiments,LED substrate 18 may not be removed ifLED substrate 18 is substantially transparent to light emitted by the active layer of the LED.LED substrate 18 may be removed by a laser process. IfLED substrate 18 is sapphire, a KrF Excimer laser with an energy density of 400 mJ/cm2, a wavelength of 248 nm, and a pulse width of 38 ns can irradiate the sapphire surface at an elevated temperature of 60° C. and remove the sapphire substrate from firstconductive layer 30. IfLED substrate 18 is GaAs, a solution of NH4OH:35H2O or a solution of 5H3PO4:3H2O2:3H2O can be applied to remove the GaAs substrate from firstconductive layer 30. IfLED substrate 18 is silicon, a solution of KOH, TMAH, HF+HNO3, or HF+NH4F can be applied to removeLED substrate 18. - Referring to
FIG. 2I ,LED 20 andthin film transistor 24 are bonded to backboard 130 at least at the point of contact tometal wires 134. After LED substrate removal, firstconductive layer 30 has asurface 132.Surface 132 may be roughened to enhance light extraction from the LED. For example, if firstconductive layer 30 is GaN or AlGaInN,surface 132 can be roughened by etching in a solution of KOH. If firstconductive layer 30 is GaP, AlGaP, or AlGaNInP, a solution of HCl and H3PO4 can roughensurface 132. If firstconductive layer 30 is GaP, a corrosive gas mixture of BCl3, Cl2, and Ar can roughensurface 132. In other embodiments, firstconductive layer 30 is not roughened. - Referring to
FIG. 2J , the roughened surface ofconductive layer 30 is now referred to assurface 142. Transparentconductive layer 140 is deposited onsurface 142 ofconductive layer 30. Transparentconductive layer 140 makes a substantially ohmic contact to firstconductive layer 30. Transparentconductive layer 140 may any suitable material, including but not limited to indium tin oxide (ITO), aluminum zinc oxide (AZO), fluorine-doped tin oxide (FTO), metallic nanoparticles, carbon nanotubes, graphene, conductive polymers, or very thin layers of aluminum, silver, nickel, or a stack of a nickel layer followed by a gold layer. Transparentconductive layer 140 may be deposited by any suitable technique, such as evaporation, CVD, or sputtering, most preferably evaporation. - A
fourth dielectric layer 144 is deposited on transparentconductive layer 140.Fourth dielectric layer 144 may be any suitable material, including but not limited to SiO2, Al2O3, TiO2, SiN, or combinations thereof, most preferably SiO2.Fourth dielectric layer 144 is substantially transparent to light of the wavelength emitted byLED 20.Fourth dielectric layer 144 can be deposited by any suitable means, such as evaporation, sputtering, CVD, or spin-on techniques, most preferably by CVD. The thickness of fourthdielectric layer 144 may be between 0.05 and 10 microns, most preferably about 0.2 microns. The description above is a detailed description of one embodiment of a single light emitting device and method of manufacture. Several other embodiments are described below. - A different embodiment of a light emitting device is shown in cross sectional schematic in
FIG. 3 . In this embodiment, during fabrication of theLED 220, firstconductive layer 200 is only partially etched. The light emittingportion LED 220 is defined by the dimension L2 of active layer 222 while firstconductive layer 200 extends beyond dimension L2. In this embodiment,LED 220 is in immediate electrical contact with first interconnect 270 by firstconductive layer 200, instead of through an intervening conductive layer, as in the previous embodiment.Thin film transistor 224 is fabricated by a “gate first” process. - A different embodiment of a light emitting device is shown in cross sectional schematic in
FIG. 4 .Thin film transistor 324 is fabricated by a “gate last” process. In the “gate last” process, thesource 308, drain 304, andchannel 310 are fabricated first, followed by thegate dielectric 314, and finally thegate 318. In this embodiment, transparent conductive layer 344 electrically connectsconductive layer 330 ofLED 320 to interconnect 360. - A different embodiment of a light emitting device is shown in cross sectional schematic in
FIG. 5 . During fabrication of theLED 420, firstconductive layer 400 is only partially etched. In this embodiment,LED 420 is in immediate electrical contact to interconnect 460 by firstconductive layer 400, instead of through an intervening conductive layer, as in the previous embodiment. In this embodiment,thin film transistor 424 is fabricated by a “gate last” process. - Another embodiment of a light emitting device is shown in cross section in
FIG. 6A .Thin film transistor 524 is a vertical channel thin film transistor. Thin film transistor 523 is surrounded by dielectric layer 532. In vertical channel thin film transistors charge carriers travel between source and drain in a direction that is substantially perpendicular to the plane of the substrate on which the thin film transistor is fabricated. Referring toFIG. 6A , charge carriers travel fromsource 538 to drain 530 throughchannel layer 534 in the Y direction. Thegate layer 514 is in contact with thegate dielectric layer 548.Thin film transistor 524 is electrically connected toLED 520 byfirst interconnect 518.LED 520 is electrically connected to interconnect 560 through firstconductive layer 500.Interconnects reflective layer 528. Another interconnect electrically connects to source 538 in a plane either above or below the plane of the page, and the connection is therefore not visible inFIG. 6A . - Referring to
FIG. 6B , an isometric view of only the verticalthin film transistor 524 is shown.Dielectric layer 552 is not shown inFIG. 6B for clarity. Verticalthin film transistor 524 is shown before the structure is flipped and bonded, and so the device inFIG. 6B is shown inverted for clarity, compared toFIG. 6A .Drain 530,channel 534, andsource 538 are arranged in a vertical stack, and are partially enclosed bygate dielectric 548.Gate 514 overliesgate dielectric 548.Interconnect 564, which was not visible inFIG. 6A , is in electrical contact withsource 538, andinterconnect 574 is in electrical contact withgate 514. - Another embodiment of a light emitting device is shown in
FIG. 7 .Thin film transistor 624 is a vertical channel thin film transistor.Thin film transistor 624 is electrically connected to LED 620 byinterconnect 618. LED 620 is electrically connected to interconnect 660 through transparent conductive layer 644.Interconnects 660 and 618 extend throughreflective layer 628. - It is to be understood that the aforementioned embodiments imply no limitation upon the light emitting device. Any suitable thin film transistor may be combined with an LED, with a reflective layer disposed between the LED and the thin film transistor.
- A description of one embodiment of an assembly of light emitting devices and its method of manufacture is now described. An assembly refers to a plurality of light emitting devices. The light emitting devices in an assembly may be grouped. The assembly may comprise one or more groups. Referring to
FIG. 8 , an embodiment of a group of three light emitting devices 704, 708, and 710 is shown, although it is to be understood there may be many more light emitting devices than shown in the group. Each light emitting device, shown by representative light emitting device 708, comprises an LED 718, a thin film transistor 734, and a reflective layer 728. Each LED at least partially overlies the thin film transistor to which it is electrically connected. In this embodiment, the LEDs are fabricated of the same materials and emit light of the same dominant wavelength. A transparentconductive layer 724 electrically connects the LEDs in the group, and a plurality of wavelength-convertinglayers 740 and 744 overlie LEDs 718 and 720, respectively, while LED 714 does not have a wavelength-converting layer overlying it. Each of the wavelength-convertinglayers 740 and 744 is excited by light emitted by the LED underlying it, and emits light of a different dominant wavelength than the LED. In other embodiments, there may be no wavelength converting layers in the assembly. The devices are bonded to backboard 810 and the thin film transistor of each light emitting device is electrically connected to metal wires 814 after bonding. A group of three light emitting devices may form a color pixel in a display, as each light emitting device may emit light of a different dominant wavelength. To summarize, one embodiment of an assembly of light emitting devices comprises a plurality of thin film transistors, a plurality of LEDs wherein each LED of the plurality has a surface area, each LED of the plurality at least partially overlies the thin film transistor to which it is electrically connected, a reflective layer disposed between the plurality of LEDs and thin film transistors, and a backboard with a plurality of metal wires. - Referring to
FIG. 9A , one embodiment of a fabrication method for an assembly of light emitting devices will now be described. Many of the steps in fabrication of an assembly are the same as the previous description for a single device, and those steps will be summarized. Where the steps are different or new, a more detailed description will be provided. As shown inFIG. 9A , LEDs 718 are fabricated onLED substrate 701. It is to be understood that these three LEDs can be among many more LEDs fabricated onLED substrate 701. - Referring to
FIG. 9B , a firstdielectric layer 760 is deposited on the LEDs andLED substrate 701. After deposition, firstdielectric layer 760 may be planarized rendering its'top surface 762 substantially parallel to surface 702 ofLED substrate 701. Areflective layer 764 is deposited on firstdielectric layer 760. Whilereflective layer 764 is shown as a continuous layer inFIG. 9B , it is to be understood that thereflective layer 764 may not be continuous in the completed assembly in all embodiments, and there may be multiple portions of the reflective layer in other embodiments. - Referring to
FIG. 9C , a second dielectric layer 768 is deposited onreflective layer 764. A first plurality ofinterconnects 770 extending through reflective layer 768 are next fabricated. First plurality ofinterconnects 770 may be made of any suitable material that is conductive, and is preferably substantially transparent to light of the wavelength emitted by the active layer 754 of the LEDs, for example light with a dominant wavelength of 300 to 730 nm. First plurality ofinterconnects 770 form substantially ohmic contacts toconductive layers 750. In some embodiments,conductive layers 750 may have had an ohmic contact layer (not shown) formed on them prior to fabrication ofinterconnects 770. In this case, the ohmic contact layer would be betweeninterconnect 770 and the unshown ohmic contact layer, and would facilitate electrical connection betweeninterconnect 770 andconductive layer 750. Interconnect material that is deposited on surface 772 of second dielectric layer 768 may be removed by any suitable technique. - Referring to
FIG. 9D , an alternative embodiment of reflective layer 765 is shown in schematic cross section. In this embodiment, after deposition, reflective layer 765 is patterned (not shown) and etched to remove portions. Second dielectric layer 768 is then deposited on reflective layer 765 and in the cavities where reflective layer 765 was removed. First plurality ofinterconnects 770 are formed indielectric layers 768 and 760, making electrical contact toconductive layer 750. In this embodiment, first plurality ofinterconnects 770 are insulated from reflective layer 765 by second dielectric layer 768. - Referring to
FIG. 9E , thin film transistors are next fabricated. In this embodiment, the thin film transistors are fabricated by a “gate first” process. However, any suitable thin film transistor process, including but not limited to “gate last” or vertical channel thin film transistor processes, may be used. Representativethin film transistor 738 comprises the gate 774, the gate dielectric 778, the channel 780, the source 784, and thedrain 788. - Referring to
FIG. 9F , a third dielectric layer 800 is then deposited over the thin film transistors. The second plurality of interconnects 794, including some interconnects that are not visible inFIG. 9F , and the third plurality of interconnects 798 are then formed. The second and third plurality of interconnects are preferably substantially transparent to light of the wavelength emitted by the active layer of the LEDs, for example light withdominant wavelength 300 to 730 nm. Each interconnect in the second plurality of interconnects 794 electrically connects to athin film transistor 738. The interconnects in the third plurality of interconnects 798contact LED substrate 701 at this point in fabrication. An interconnect electrically connects to gate 774 in a plane above or below the plane of the page, and the connection is therefore not visible inFIG. 9F . This unseen interconnect is shown in the single device inFIG. 2G . In this embodiment, the plurality of LEDs, the reflective layer, the plurality of thin film transistors, the interconnects, and the dielectric layer are referred to as a structure at this point in fabrication. - Referring to
FIG. 9G , the structure is now flipped over in preparation for bonding to the backboard 810. Backboard 810 comprises metal wires 814. The metal wires are shown in cross section inFIG. 9G , and extend perpendicular to the page. Referring toFIG. 9H , backboard 810 is bonded to the thin film transistors and LEDs at metal wires 814. After bonding, interconnects 794 and 798 are connected electrically to metal wires 814. - In another embodiment, adhesive metal (not shown) may be used to join the interconnects 794 and 798 to metal wires 814. Adhesive metal may be deposited on either interconnects 794 and 798, or metal wires 814, patterned and etched, to form layers on top of either interconnects 794 and 798, or metal wires 814. Interconnects 794 and 798 are then electrically connected to metal wires 814 at the point of mutual contact with the adhesive metal.
- After bonding, some thickness or all of
LED substrate 701 may be removed. In other embodiments,LED substrate 701 may not be removed if the LED substrate is substantially transparent to light emitted by the active layer of the LEDs. In subsequent figures,LED substrate 701 is completely removed. - After LED substrate removal, first
conductive layer 758 has a surface 812 as shown inFIG. 9H . Surface 812 may be roughened to enhance light extraction from the LED. In other embodiments, firstconductive layer 758 is not roughened. In the orientation shown inFIG. 9H , representative LED 718 now overlies representative thin film transistor 734 after bonding. - Referring to
FIG. 9I , after roughening, the surface layer ofconductive layer 758 is referred to assurface layer 902. Next, transparentconductive layer 724 is deposited onsurface 902 ofconductive layer 758. Transparentconductive layer 724 makes a substantially ohmic contact to firstconductive layer 758. - Referring to
FIG. 9J , a fourthdielectric layer 910 is deposited on transparentconductive layer 724.Fourth dielectric layer 910 is substantially transparent to light of the wavelength emitted by active layer 754. - Wavelength-converting layer 740 is next deposited on fourth
dielectric layer 910. In embodiments where there is no dielectric layer on transparentconductive layer 724, a wavelength-converting layer is deposited directly on transparentconductive layer 724. Wavelength-converting layer 740 will be excited by the light emitted by the active layer 754 and emit light of a different wavelength. In a specific embodiment, wavelength-converting layer 740 may be an organic material, for example silicone, epoxy, or polycarbonate, combined with inorganic phosphor particles such as GaAlN, with the GaAlN phosphor particles excited by light with a dominant wavelength of between 420 and 470 nm (blue) and emitting light with a dominant wavelength of between 500 and 550 nm (red). In a different embodiment, the phosphor particles may be CaAlSiN:Eu, with CaAlSiN:Eu phosphor particles excited by light with a dominant wavelength of between 420 and 470 nm (blue), and emitting light with a dominant wavelength of between 610 and 730 nm (green). Any suitable phosphor particle may be used. In another embodiment, silicone, epoxy, or polycarbonate may be combined with quantum dots, the quantum dots being nano-scale semiconductor material, for example group II-VI material having a composition ZnCdMgSe, CdSe, InP, ZnS, K2SiF6:Mn, SrLi3Al3N4:Eu, or CsPbBr3. In one embodiment, the composition of the quantum dots can be optimized to emit red (500 to 550 nm) or green (610 to 730 nm) light when excited by blue light (420 to 470 nm). Any suitable quantum dot composition may be used. In one embodiment, wavelength-converting layer 740 may be screen printed into any suitable pattern on the wafer. - In a different embodiment, wavelength-converting layer 740 may be phosphor particles or quantum dots embedded in glass, a technique known as phosphor-in-glass (PiG) or quantum dot-in-glass (QDiG). In one embodiment, glass paste combining SiO2, B2O3, phosphor particles or quantum dots, adhesive, and organic solvent may be screen printed in a pattern on fourth
dielectric layer 910 or transparentconductive layer 724 using a stencil. In a different embodiment, the glass paste with phosphor particles or quantum dots may be screen printed without a pattern. The volatile organic components of the glass paste may be removed by drying at 150° C. and sintering at 600° C. In a different embodiment, the PiG or QDiG layer may be deposited by a spin-on technique, in which chemicals and phosphor particles or quantum dots are suspended in organic solvents. The solution is spun as a continuous film. The film is dried and annealed, which substantially removes the organic materials, leaving a glass film with phosphor particles or quantum dots. The glass film with phosphor particles or quantum dots is wavelength-converting layer 740. If wavelength-converting layer 740 was deposited as a continuous film, a masking layer (not shown) can be applied, patterned, and wavelength-converting layer 740 etched. Wavelength-converting layer 740 may be etched by any suitable etchant, including but not limited to acids or corrosive gases. The masking layer is removed. Wavelength-converting layer 740 may be realized in its smallest form by the technique of depositing PiG or QDiG in continuous film form, depositing a masking layer and patterning, etching the film, and then removing the masking layer. - A similar process is repeated to form wavelength-converting
layer 744. Wavelength-convertinglayer 744 may convert light emitted by the underlying LED to a different wavelength than that emitted by wavelength-converting layer 740. For example, if wavelength-converting layer 740 is excited by light with a dominant wavelength of between 420 and 470 nm (blue), and emits light with a dominant wavelength of between 610 and 730 nm (green), then wavelength-convertinglayer 744 may be excited by light with a dominant wavelength of between 420 and 470 nm (blue), and emit light with a dominant wavelength of between 500 to 550 nm (red). In this manner, the three LEDs shown inFIG. 9J emit blue light, but light emitting device 704 will emit blue light, light emitting device 708 will emit green light, and light emitting device 710 will emit red light. - A
passivating layer 914 can be deposited over the plurality of wavelength-convertinglayers 740 and 744.Passivating layer 914 protects the light emitting devices 704, 708, and 710 from moisture intrusion and/or mobile ions which might degrade the device.Passivating layer 914 can be any suitable material which is substantially transparent to light of the wavelength emitted by the active layers of the LEDs and/or the wavelengths emitted by the wavelength-converting layers. In embodiments in which there are no wavelength-converting layers,dielectric layer 910 can act as a passivating layer. If wavelength-convertinglayers 740 and 744 contain organic materials, which are sensitive to elevated temperature,passivating layer 914 can be an organic material, including but not limited to silicone, epoxy, or polycarbonate. Use of an organic material forpassivating layer 914 can avoid high temperature processing that could compromise wavelength-convertinglayers 740 and 744 if wavelength-convertinglayers 740 and 744 were organic. If wavelength-convertinglayers 740 and 744 are PiG or QDiG, both of which are less sensitive to elevated temperature than an organic material such as silicone, epoxy, or polycarbonate, then passivatinglayer 914 may comprise either an organic layer such as silicone, epoxy, or polycarbonate or an inorganic dielectric material such SiO2, SiN, Al2O3, or TiO2, most preferably an inorganic dielectric material. The inorganic dielectric material forpassivating layer 914 can be deposited by any suitable method, including but not limited to evaporation, sputtering, or CVD, most preferably CVD. Ifpassivating layer 914 is SiO2, the layer may be between 0.02 and 10 microns thick, in this example about 0.5 microns. Fabrication of an assembly of light emitting devices is now substantially complete. - As described, each fabrication step is completed on many devices simultaneously, reducing the cost of each step per device. As shown in
FIG. 9J , with the thin film transistors underneath their respective LED, the space between each LED can be minimized, increasing the density of LEDs per area. With the size of each LED and the space between LEDs determined by photolithographic techniques instead of mechanical sawing the area of each LED may be very small. - The description above is a detailed description of one embodiment of an assembly of light emitting devices and method of manufacture. Summarizing, in one embodiment, a method to fabricate an assembly of light emitting devices is described. It comprises the steps of forming a structure, the structure formed by the steps comprising: forming a plurality of LEDs on an LED substrate, forming a reflective layer, forming a plurality of thin film transistors, wherein each thin film transistor at least partially overlies an LED of the plurality, forming a first plurality of interconnects wherein each interconnect extends through the reflective layer, forming a dielectric layer overlying the thin film transistors, forming a second plurality of interconnects extending from the thin film transistors through dielectric layer; flipping the structure comprising the plurality of LEDs, the reflective layer, the first and second pluralities of interconnects, and the dielectric layer so that in the completed assembly, each LED of the plurality of LEDs at least partially overlies a thin film transistor of the plurality of thin film transistors; and bonding the second plurality of interconnects to a backboard. Several other embodiments are described below.
-
FIG. 10 is a schematic cross section of another embodiment of an assembly of light emitting devices. In this embodiment, wavelength-converting layer 1004 is fabricated on fourth dielectric layer 1010. A fifth dielectric layer 1020 is deposited on top of wavelength-converting layer 1004. Wavelength-converting layer 1024 is then fabricated on top of fifth dielectric layer 1020, followed by deposition of passivating layer 1030 on top of wavelength-converting layer 1024. -
FIG. 11A is a cross sectional schematic of another embodiment of an assembly of light emitting devices. In this embodiment, a transparentconductive layer 1100 electrically connects one of theconductive layers 1110 of each LED 1130.Side reflectors 1150 are disposed around the edges of the LEDs.Side reflectors 1150 prevent light from adjacent LEDs in the plurality of LEDs from interfering with one another. Theside reflectors 1150 also help to directionalize the light, in the direction shown by the arrow inFIG. 11A .Side reflectors 1150 may be any suitable material that substantially reflects light of the wavelength emitted by the LED.Side reflectors 1150 may be any suitable material, including but not limited to metals such aluminum, silver, or gold, alloys of aluminum, silver, or gold, or a composite material such as a polymer mixed with metal oxide particles, or a DBR. The metal oxide particles may be, for example, titanium oxide.Side reflectors 1150 may be deposited by any suitable technique, such as sputtering, evaporation, electrodeposition, chemical vapor deposition, liquid dispense, or screen printing. -
FIG. 11B is a plan view of an assembly of light emitting devices shown inFIG. 11A through plane X1-X1. In one example, ifside reflectors 1150 are conductive, some portion of dielectric layer 1154 will be disposed between theside reflector 1150 and LED 1130 to electrically isolateside reflectors 1150 from LEDs 1130.Vertical interconnects 1114 connect to their respective LEDs. -
FIG. 11C shows a plan view schematic of a different embodiment of an assembly of light emitting devices, wherein the LEDs do not have the same area. In this embodiment,LED 1204 has a smaller area than LEDs 1208 and 1210.Vertical interconnects 1214 connect to their respective LEDs. The LEDs in an assembly may be any suitable shape or size, and the shape and sizes of individual LEDs in one assembly may differ from one another. The LEDs may have different areas to account for the varying brightness of the light after it has passed through a wavelength-converting layers. By fabricating the LEDs with different areas, the current required to produce a brightness of one color in one light emitting device may be more closely matched to produce a brightness of light with a different color from a different light emitting device. -
FIG. 12 shows a cross sectional schematic of another embodiment of an assembly of light emittingdevices thin film transistors 1340, 1344, and 1348 are fabricated by a “gate first” method, and LEDs 1314 are electrically connected byconductive layer 1311. Wavelength-converting layers 1320 and 1324 are deposited on thesame dielectric layer 1313. -
FIG. 13 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1400, 1404, and 1408. The thin film transistors 1440, 1444, and 1448 are fabricated by a “gate last” process, a transparent conductive film 1411 electrically connects the LEDs 1414, and the wavelength-converting layers 1420 and 1424 are deposited on dielectric film 1413.Side reflectors 1450 are disposed between adjacent LEDs. -
FIG. 14 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1500, 1504, and 1508. The thin film transistors 1540, 1544, and 1548 are fabricated by a “gate last” process. Conductive layer 1511 electrically connects LEDs 1514. Wavelength-converting layer 1532 is deposited on dielectric layer 1513 and wavelength-converting layer 1542 is deposited on dielectric layer 1530. -
FIG. 15 shows a cross sectional schematic of another embodiment of an assembly of light emitting devices 1600, 1604, and 1608. The thin film transistors 1640, 1644, and 1648 are fabricated by a vertical channel process. Conductive layer 1611 electrically connects LEDs 1614. Wavelength-converting layer 1632 is deposited on dielectric layer 1613 and wavelength-converting layer 1642 is deposited on dielectric layer 1630. -
FIG. 16 shows a cross sectional schematic of another embodiment of an assembly of light emittingdevices 1700, 1704, and 1708. The thin film transistors 1740, 1744, and 1748 are fabricated by with a vertical channel process. Transparentconductive layer 1711 electrically connects LEDs 1714. Wavelength-convertinglayer 1732 is deposited ondielectric layer 1713 and wavelength-convertinglayer 1742 is deposited on dielectric layer 1730.
Claims (23)
1. A light emitting device comprising:
a thin film transistor;
an LED having a surface area, wherein the LED at least partially overlies the transistor and wherein the LED comprises GaP, AlGaAs, GaAsP, AlGaP, GaInP, InGaN, AlGaN, AlN, InN, or InP;
a reflective layer disposed between the thin film transistor and the LED;
and a backboard comprising an interposer, wherein the interposer comprises a plurality of metal wires.
2. The light emitting device of claim 1 , further comprising an interconnect extending through the reflective layer that electrically connects the LED and the thin film transistor.
3. The light emitting device of claim 1 , wherein the reflective layer comprises a Bragg reflector.
4. The light emitting device of claim 2 , wherein the interconnect comprises indium tin oxide, fluorine tin oxide, aluminum zinc oxide, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers.
5. The light emitting device of claim 1 , further comprising a transparent conductive layer in electrical contact with the LED.
6. The light emitting device of claim 5 , wherein the transparent conductive layer comprises indium tin oxide, fluorine tin oxide, aluminum zinc oxide, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers.
7. The light emitting device of claim 1 , wherein the surface area of the LED is 40,000 square microns or less.
8. The light emitting device of claim 1 , wherein the surface area of the LED is 1,000 square microns or less.
9. The light emitting device of claim 1 , wherein the surface area of the LED is 100 square microns or less.
10. (canceled)
11. (canceled)
12. An assembly of light emitting devices comprising:
a plurality of thin film transistors;
a plurality of LEDs, wherein each LED of the plurality of LEDs has a surface area and wherein each LED comprises GaP, AlGaAs, GaAsP, AlGaP, GaInP, InGaN, AlGaN, AlN, InN, or InP, and each LED of the plurality of LEDs at least partially overlies a thin film transistor of the plurality of thin film transistors;
a reflective layer, wherein the reflective layer is disposed between an LED of the plurality of LEDs and a thin film transistor of the plurality of thin film transistors; and
and a backboard comprising an interposer, wherein the interposer comprises a plurality of metal wires.
13. The assembly of light emitting devices of claim 12 , further comprising a plurality of interconnects, wherein each interconnect is electrically connected to an LED of the plurality of LEDs and a thin film transistor of the plurality of thin film transistors.
14. The assembly of light emitting devices of claim 12 , further comprising a transparent conductive layer electrically connected to the plurality of LEDs.
15. The assembly of light emitting devices of claim 14 , wherein the transparent conductive layer comprises indium tin oxide, fluorine tin oxide, aluminum zinc oxide, metallic nanoparticles, carbon nanotubes, graphene, or conductive polymers.
16. The assembly of light emitting devices of claim 12 , further comprising a plurality of wavelength-converting layers.
17. The assembly of light emitting devices of claim 16 , wherein the plurality of wavelength-converting layers comprises phosphor particles or quantum dots.
18. The assembly of light emitting devices of claim 12 , wherein the reflective layer comprises a Bragg reflector.
19. The assembly of light emitting devices of claim 12 , further comprising a plurality of side reflectors, wherein the side reflectors are disposed between adjacent LEDs of the plurality of LEDs and prevent light from adjacent LEDs in the plurality of LEDs from interfering with one another.
20. (canceled)
21. The assembly of light emitting devices of claim 12 , wherein the surface area of at least one LED of the plurality of LEDs is 40,000 square microns or less.
22. The assembly of light emitting devices of claim 12 , wherein the surface area of at least one LED of the plurality of LEDs is 1,000 square microns or less.
23. The assembly of light emitting devices of claim 12 , wherein the surface area of at least one LED of the plurality of LEDs is 100 square microns or less.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/200,654 US20190355874A1 (en) | 2018-05-20 | 2018-11-27 | High brightness light emitting device with small size |
US16/729,332 US10847677B2 (en) | 2018-11-27 | 2019-12-28 | High brightness light emitting device with small size |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/984,370 US10566317B2 (en) | 2018-05-20 | 2018-05-20 | Light emitting device with small size and large density |
US16/200,654 US20190355874A1 (en) | 2018-05-20 | 2018-11-27 | High brightness light emitting device with small size |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/984,370 Continuation-In-Part US10566317B2 (en) | 2018-05-20 | 2018-05-20 | Light emitting device with small size and large density |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/729,332 Continuation US10847677B2 (en) | 2018-11-27 | 2019-12-28 | High brightness light emitting device with small size |
Publications (1)
Publication Number | Publication Date |
---|---|
US20190355874A1 true US20190355874A1 (en) | 2019-11-21 |
Family
ID=70771757
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/200,654 Abandoned US20190355874A1 (en) | 2018-05-20 | 2018-11-27 | High brightness light emitting device with small size |
US16/729,332 Active US10847677B2 (en) | 2018-11-27 | 2019-12-28 | High brightness light emitting device with small size |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/729,332 Active US10847677B2 (en) | 2018-11-27 | 2019-12-28 | High brightness light emitting device with small size |
Country Status (1)
Country | Link |
---|---|
US (2) | US20190355874A1 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021161126A1 (en) * | 2020-02-14 | 2021-08-19 | 株式会社半導体エネルギー研究所 | Display device and electronic apparatus |
US11239399B2 (en) | 2019-02-05 | 2022-02-01 | Facebook Technologies, Llc | Architecture for hybrid TFT-based micro display projector |
US11355665B2 (en) * | 2019-06-19 | 2022-06-07 | Facebook Technologies, Llc | Process flow for hybrid TFT-based micro display projector |
US11411145B2 (en) * | 2020-01-30 | 2022-08-09 | Samsung Electronics Co., Ltd. | Light-emitting element package |
US20220302356A1 (en) * | 2018-12-25 | 2022-09-22 | Nichia Corporation | Light-emitting device and display device |
US11552125B2 (en) * | 2018-12-19 | 2023-01-10 | Commissariat à l'énergie atomique et aux énergies alternatives | Method of manufacturing an optoelectronic device comprising a plurality of diodes and an electronic circuit for controlling these diodes |
US11749790B2 (en) * | 2017-12-20 | 2023-09-05 | Lumileds Llc | Segmented LED with embedded transistors |
EP4156154A4 (en) * | 2020-05-22 | 2023-11-15 | Beijing Ivisual 3D Technology Co., Ltd. | Light-emitting module, display module, display screen, and display |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB202209042D0 (en) * | 2022-06-20 | 2022-08-10 | Smartkem Ltd | An integrated circuit for a flat-panel display |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070126353A1 (en) * | 2004-09-28 | 2007-06-07 | Hirofumi Kubota | Display |
US20070295961A1 (en) * | 2006-06-12 | 2007-12-27 | Jong-Yun Kim | Organic light emitting display |
US20090322657A1 (en) * | 2008-06-27 | 2009-12-31 | Samsung Electronics Co., Ltd. | Organic light emitting display and fabricating method thereof |
US20160233370A1 (en) * | 2013-10-15 | 2016-08-11 | The Penn State Research Foundation | Light Emitting Diodes and Photodetectors |
US20170250318A1 (en) * | 2016-02-25 | 2017-08-31 | Samsung Electronics Co., Ltd. | Method of manufacturing light emitting device package |
US20170271847A1 (en) * | 2016-03-15 | 2017-09-21 | Stanley Electric Co., Ltd. | Semiconductor light-emitting element and method for manufacturing the same |
US20170279084A1 (en) * | 2016-03-22 | 2017-09-28 | Japan Display Inc. | Display device |
US20170358562A1 (en) * | 2016-05-18 | 2017-12-14 | Globalfoundries Inc. | INTEGRATED DISPLAY SYSTEM WITH MULTI-COLOR LIGHT EMITTING DIODES (LEDs) |
US20180182931A1 (en) * | 2016-12-27 | 2018-06-28 | Samsung Electronics Co., Ltd. | Light emitting device package |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008310974A (en) * | 2007-06-12 | 2008-12-25 | Casio Comput Co Ltd | Display device and manufacturing method therefor |
KR101534006B1 (en) * | 2008-07-29 | 2015-07-06 | 삼성디스플레이 주식회사 | Organic light emitting device |
US10622310B2 (en) * | 2012-09-26 | 2020-04-14 | Ping-Jung Yang | Method for fabricating glass substrate package |
US10332949B2 (en) * | 2016-07-06 | 2019-06-25 | Seoul Semiconductor Co., Ltd. | Display apparatus |
-
2018
- 2018-11-27 US US16/200,654 patent/US20190355874A1/en not_active Abandoned
-
2019
- 2019-12-28 US US16/729,332 patent/US10847677B2/en active Active
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070126353A1 (en) * | 2004-09-28 | 2007-06-07 | Hirofumi Kubota | Display |
US20070295961A1 (en) * | 2006-06-12 | 2007-12-27 | Jong-Yun Kim | Organic light emitting display |
US20090322657A1 (en) * | 2008-06-27 | 2009-12-31 | Samsung Electronics Co., Ltd. | Organic light emitting display and fabricating method thereof |
US20160233370A1 (en) * | 2013-10-15 | 2016-08-11 | The Penn State Research Foundation | Light Emitting Diodes and Photodetectors |
US20170250318A1 (en) * | 2016-02-25 | 2017-08-31 | Samsung Electronics Co., Ltd. | Method of manufacturing light emitting device package |
US20170271847A1 (en) * | 2016-03-15 | 2017-09-21 | Stanley Electric Co., Ltd. | Semiconductor light-emitting element and method for manufacturing the same |
US20170279084A1 (en) * | 2016-03-22 | 2017-09-28 | Japan Display Inc. | Display device |
US20170358562A1 (en) * | 2016-05-18 | 2017-12-14 | Globalfoundries Inc. | INTEGRATED DISPLAY SYSTEM WITH MULTI-COLOR LIGHT EMITTING DIODES (LEDs) |
US20180182931A1 (en) * | 2016-12-27 | 2018-06-28 | Samsung Electronics Co., Ltd. | Light emitting device package |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11749790B2 (en) * | 2017-12-20 | 2023-09-05 | Lumileds Llc | Segmented LED with embedded transistors |
US11552125B2 (en) * | 2018-12-19 | 2023-01-10 | Commissariat à l'énergie atomique et aux énergies alternatives | Method of manufacturing an optoelectronic device comprising a plurality of diodes and an electronic circuit for controlling these diodes |
US20220302356A1 (en) * | 2018-12-25 | 2022-09-22 | Nichia Corporation | Light-emitting device and display device |
US11239399B2 (en) | 2019-02-05 | 2022-02-01 | Facebook Technologies, Llc | Architecture for hybrid TFT-based micro display projector |
US11349052B2 (en) * | 2019-02-05 | 2022-05-31 | Facebook Technologies, Llc | Bonding interface for hybrid TFT-based micro display projector |
US20220254974A1 (en) * | 2019-02-05 | 2022-08-11 | Facebook Technologies, Llc | Bonding interface for hybrid tft-based micro display projector |
US11355665B2 (en) * | 2019-06-19 | 2022-06-07 | Facebook Technologies, Llc | Process flow for hybrid TFT-based micro display projector |
US20220254952A1 (en) * | 2019-06-19 | 2022-08-11 | Facebook Technologies, Llc | Process flow for hybrid tft-based micro display projector |
US11699773B2 (en) * | 2019-06-19 | 2023-07-11 | Meta Platforms Technologies, Llc | Process flow for hybrid TFT-based micro display projector |
US11411145B2 (en) * | 2020-01-30 | 2022-08-09 | Samsung Electronics Co., Ltd. | Light-emitting element package |
WO2021161126A1 (en) * | 2020-02-14 | 2021-08-19 | 株式会社半導体エネルギー研究所 | Display device and electronic apparatus |
EP4156154A4 (en) * | 2020-05-22 | 2023-11-15 | Beijing Ivisual 3D Technology Co., Ltd. | Light-emitting module, display module, display screen, and display |
Also Published As
Publication number | Publication date |
---|---|
US20200168765A1 (en) | 2020-05-28 |
US10847677B2 (en) | 2020-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10847677B2 (en) | High brightness light emitting device with small size | |
US10727210B2 (en) | Light emitting device with small size and large density | |
US10580934B2 (en) | Micro light emitting diode and manufacturing method thereof | |
US10643981B2 (en) | Emissive display substrate for surface mount micro-LED fluidic assembly | |
US20130181245A1 (en) | Light-emitting device | |
TWI521690B (en) | Transfer-bonding method for light-emitting devices and light-emitting device array | |
US11527571B2 (en) | Light emitting device with small footprint | |
TWI750650B (en) | Emissive display substrate for surface mount micro-led fluidic assembly and method for making same | |
KR101490174B1 (en) | Light Emitting Diode of having Multi-Junction Structure and Method of forming the same | |
CN114664991A (en) | Micro light-emitting diode | |
CN112467006B (en) | Micro light emitting diode structure and micro light emitting diode display device using same | |
JP2023519989A (en) | monolithic electronic device | |
US11018122B1 (en) | Area-efficient subpixel apparatus | |
US20080258163A1 (en) | Semiconductor light-emitting device with high light-extraction efficiency | |
US20220173273A1 (en) | Micro light-emitting diode structure and micro light-emitting diode display device using the same | |
US20050127388A1 (en) | Light-emitting device and forming method thereof | |
TWI740488B (en) | Planar surface mount micro-led for fluidic assembly and method for making same | |
US10886447B2 (en) | Light emitting device | |
CN114171394A (en) | Method for manufacturing semiconductor device and semiconductor device | |
CN113745380A (en) | Light emitting diode and lighting or display device | |
CN112993116A (en) | Light emitting device manufacturing method, light emitting device and display device | |
CN101635323B (en) | Light-emitting diode and forming method thereof | |
CN113193090B (en) | Micro light-emitting diode structure and micro light-emitting diode display panel using same | |
TWI792283B (en) | Micro light-emitting diode structure and micro light-emitting diode display panel using the same | |
US20230113198A1 (en) | Light emitting diodes with lattice matching sidewall passivation layer and method of making thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |