US20180309441A1 - Semiconductor device - Google Patents
Semiconductor device Download PDFInfo
- Publication number
- US20180309441A1 US20180309441A1 US15/796,878 US201715796878A US2018309441A1 US 20180309441 A1 US20180309441 A1 US 20180309441A1 US 201715796878 A US201715796878 A US 201715796878A US 2018309441 A1 US2018309441 A1 US 2018309441A1
- Authority
- US
- United States
- Prior art keywords
- sense
- output electrode
- wire
- semiconductor device
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/567—Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/003—Constructional details, e.g. physical layout, assembly, wiring or busbar connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
- H02H7/20—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for electronic equipment
- H02H7/205—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for electronic equipment for controlled semi-conductors which are not included in a specific circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/141—Analog devices
- H01L2924/1425—Converter
- H01L2924/14252—Voltage converter
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0009—Devices or circuits for detecting current in a converter
Definitions
- the present invention relates to a semiconductor device including a transistor having a main terminal and a sense terminal.
- An emitter current detection scheme is used to protect an IPM of a transfer mold type inverter module or the like against short circuits.
- an external shunt resistor is connected to an emitter section of an N-side IGBT, and when a short circuit current is generated, a voltage between shunt resistors is detected and fed back to a control IC to shut off the circuit.
- a current sense current detection scheme which detects a micro current branched from a main current using an IGBT with a built-in on-chip current sense and detects a short circuit current.
- a resistor for short circuit current detection is connected to a sense terminal. For this reason, an inductance of an emitter of a main section is smaller than that of a sense section. Therefore, an IGBT gate voltage difference is produced between the main section and the sense section of the IGBT, and the ratio between respective currents flowing through the IGBT varies. For this reason, there is a problem that the accuracy of short circuit current detection deteriorates.
- the present invention has been implemented to solve the above-described problem, and it is an object of the present invention to provide a semiconductor device capable of improving accuracy of short circuit current detection.
- a semiconductor device includes: a transistor including a main terminal and a sense terminal; a main output electrode connected to the main terminal via a first wire; a sense output electrode connected to the sense terminal via a second wire; and a package sealing the transistor, the first and second wires, part of the main output electrode and part of the sense output electrode, wherein a wiring inductance from the main terminal to the main output electrode is larger than a wiring inductance from the sense terminal to the sense output electrode.
- a wiring inductance from the main terminal of the transistor to the main output electrode is larger than a wiring inductance from the sense terminal to the sense output electrode.
- FIG. 1 is a diagram illustrating a semiconductor device according to a first embodiment of the present invention.
- FIG. 2 is a diagram illustrating an interior of the package of the semiconductor device according to the first embodiment of the present invention.
- FIG. 3 is a diagram illustrating an interior of a package of a semiconductor device according to a second embodiment of the present invention.
- FIG. 4 is a diagram illustrating an interior of a package of a semiconductor device according to a third embodiment of the present invention.
- FIG. 5 is a diagram illustrating an interior of a package of a semiconductor device according to a fourth embodiment of the present invention.
- FIG. 6 is a diagram illustrating a semiconductor device according to a fifth embodiment of the present invention.
- FIG. 1 is a diagram illustrating a semiconductor device according to a first embodiment of the present invention.
- An IGBT 2 , a control IC 3 that controls the IGBT 2 and an inductor L connected to an emitter terminal of the IGBT 2 are provided in a package 1 .
- This semiconductor package is an intelligent power module (IPM).
- the inductor L is connected to an outside of the package 1 via an N-phase output electrode 4 .
- a resistor R provided outside the package 1 is connected to a sense terminal of the IGBT 2 .
- a short circuit current is detected from a voltage applied to the resistor R and fed back to the control IC 3 .
- the control IC 3 shuts off the circuit of the IGBT 2 .
- FIG. 2 is a diagram illustrating an interior of the package of the semiconductor device according to the first embodiment of the present invention.
- a lead frame includes an N-phase output electrode 4 , a pad 5 , a sense output electrode 6 and a relay electrode 7 .
- the IGBT 2 is provided on the pad 5 .
- the IGBT 2 includes an emitter terminal 8 and a sense terminal 9 .
- the emitter terminal 8 is connected to the relay electrode 7 via an Al wire 10 and the relay terminal 7 is connected to a sense output electrode 6 via an Al wire 11 .
- the sense terminal 9 is connected to the relay electrode 7 via an Al wire 12 . Note that according to the prior art, the sense terminal 9 is connected to the sense output electrode 6 via only the Al wire 10 without going through the relay electrode 7 or the wire 11 .
- the Al wire 11 added in the present embodiment corresponds to the inductor L in FIG. 1 .
- the package 1 seals the IGBT 2 , the Al wires 10 , 11 and 12 , the pad 5 and the relay electrode 7 , part of the N-phase output electrode 4 and part of the sense output electrode 6 . Note that the control IC 3 is not shown in FIG. 2 .
- a total length of the Al wires 10 and 11 is larger than the length of the Al wire 12 . Therefore, a wiring inductance from the emitter terminal 8 of the IGBT 2 to the N-phase output electrode 4 is larger than a wiring inductance from the sense terminal 9 to the sense output electrode 6 .
- the IGBT gate voltage difference between the main section and the sense section of the IGBT 2 becomes smaller, and so the ratio between their currents becomes smaller. As a result, it is possible to improve the accuracy of short circuit current detection.
- FIG. 3 is a diagram illustrating an interior of a package of a semiconductor device according to a second embodiment of the present invention.
- the present embodiment does not include the relay terminal 7 nor the Al wire 11 .
- the number of Al wires 12 connecting the sense terminal 9 and the sense output electrode 6 is greater than the number of Al wires 10 connecting the emitter terminal 8 and the N-phase output electrode 4 .
- a wiring inductance from the emitter terminal 8 to the N-phase output electrode 4 is larger than a wiring inductance from the sense terminal 9 to the sense output electrode 6 . Therefore, it is possible to obtain effects similar to those of the first embodiment.
- FIG. 4 is a diagram illustrating an interior of a package of a semiconductor device according to a third embodiment of the present invention.
- the IGBT 2 , the N-phase output electrode 4 , the relay electrode 7 , and the Al wires 10 , 11 and 12 are respectively divided into a plurality of phases. Here, they are divided into three phases of UN-phase, VN-phase and WN-phase.
- the lengths of the Al wires 10 vary among the respective phases according to a positional relationship between the IGBT 2 and the relay electrode 7 . Thus, in each phase, if the Al wire 10 becomes longer, the number of Al wires 11 is increased and the length of the Al wire 12 of the sense section is shortened.
- a wiring inductance from the emitter terminal 8 of the IGBT 2 to the N-phase output electrode 4 is made greater than a wiring inductance from the sense terminal 9 to the sense output electrode 6 . This makes it possible to obtain effects similar to those of the first embodiment.
- FIG. 5 is a diagram illustrating an interior of a package of a semiconductor device according to a fourth embodiment of the present invention.
- the sense output electrode 6 is divided into a plurality of frames, which are mutually connected via wires 13 .
- the sense terminals 9 of the IGBTs 2 of the respective phases are connected to the divided frames respectively.
- the length of the Al wire 12 of each sense section is adjusted for each phase, whereas according to the present embodiment, the length of the Al wire 13 connecting the frames of the divided sense output electrodes 6 is adjusted for each phase. This makes it possible to obtain effects similar to those in the third embodiment.
- FIG. 6 is a diagram illustrating a semiconductor device according to a fifth embodiment of the present invention.
- a SiCMOS transistor 14 is used instead of the IGBT 2 of the first embodiment. Compared to the IGBT 2 , the SiCMOS transistor 14 has a wider operating temperature range and has a greater branching ratio variation due to temperature characteristics. Therefore, it is possible to obtain more remarkable effects by applying the present invention to a SiC mounting module.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Inverter Devices (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Description
- The present invention relates to a semiconductor device including a transistor having a main terminal and a sense terminal.
- An emitter current detection scheme is used to protect an IPM of a transfer mold type inverter module or the like against short circuits. Under this scheme, an external shunt resistor is connected to an emitter section of an N-side IGBT, and when a short circuit current is generated, a voltage between shunt resistors is detected and fed back to a control IC to shut off the circuit.
- When the emitter current detection scheme is used for a large-capacity type IPM, allowable power of the external shunt resistor needs to be increased. For this reason, a current sense current detection scheme is used which detects a micro current branched from a main current using an IGBT with a built-in on-chip current sense and detects a short circuit current.
- Note that it is proposed that in order to reduce current unbalance among a plurality of switching elements connected in parallel to each other, the number of Al wires is adjusted so as to equalize inductances of the respective elements (e.g., see JP 2013-106384 A).
- According to the current sense current detection scheme, a resistor for short circuit current detection is connected to a sense terminal. For this reason, an inductance of an emitter of a main section is smaller than that of a sense section. Therefore, an IGBT gate voltage difference is produced between the main section and the sense section of the IGBT, and the ratio between respective currents flowing through the IGBT varies. For this reason, there is a problem that the accuracy of short circuit current detection deteriorates.
- The present invention has been implemented to solve the above-described problem, and it is an object of the present invention to provide a semiconductor device capable of improving accuracy of short circuit current detection.
- According to the present invention, a semiconductor device includes: a transistor including a main terminal and a sense terminal; a main output electrode connected to the main terminal via a first wire; a sense output electrode connected to the sense terminal via a second wire; and a package sealing the transistor, the first and second wires, part of the main output electrode and part of the sense output electrode, wherein a wiring inductance from the main terminal to the main output electrode is larger than a wiring inductance from the sense terminal to the sense output electrode.
- In the present invention, a wiring inductance from the main terminal of the transistor to the main output electrode is larger than a wiring inductance from the sense terminal to the sense output electrode. Thus, in the current sense current detection scheme in which the resistor for short circuit current detection is connected to the sense terminal, the gate voltage difference between the main section and the sense section of the transistor becomes smaller, and so the ratio between their currents becomes smaller. As a result, it is possible to improve the accuracy of short circuit current detection.
- Other and further objects, features and advantages of the invention will appear more fully from the following description.
-
FIG. 1 is a diagram illustrating a semiconductor device according to a first embodiment of the present invention. -
FIG. 2 is a diagram illustrating an interior of the package of the semiconductor device according to the first embodiment of the present invention. -
FIG. 3 is a diagram illustrating an interior of a package of a semiconductor device according to a second embodiment of the present invention. -
FIG. 4 is a diagram illustrating an interior of a package of a semiconductor device according to a third embodiment of the present invention. -
FIG. 5 is a diagram illustrating an interior of a package of a semiconductor device according to a fourth embodiment of the present invention. -
FIG. 6 is a diagram illustrating a semiconductor device according to a fifth embodiment of the present invention. - A semiconductor device according to the embodiments of the present invention will be described with reference to the drawings. The same components will be denoted by the same symbols, and the repeated description thereof may be omitted.
-
FIG. 1 is a diagram illustrating a semiconductor device according to a first embodiment of the present invention. AnIGBT 2, acontrol IC 3 that controls theIGBT 2 and an inductor L connected to an emitter terminal of theIGBT 2 are provided in apackage 1. This semiconductor package is an intelligent power module (IPM). The inductor L is connected to an outside of thepackage 1 via an N-phase output electrode 4. - A resistor R provided outside the
package 1 is connected to a sense terminal of theIGBT 2. A short circuit current is detected from a voltage applied to the resistor R and fed back to thecontrol IC 3. Upon detecting a short circuit current, thecontrol IC 3 shuts off the circuit of theIGBT 2. -
FIG. 2 is a diagram illustrating an interior of the package of the semiconductor device according to the first embodiment of the present invention. A lead frame includes an N-phase output electrode 4, apad 5, asense output electrode 6 and arelay electrode 7. The IGBT 2 is provided on thepad 5. The IGBT 2 includes anemitter terminal 8 and a sense terminal 9. - The
emitter terminal 8 is connected to therelay electrode 7 via anAl wire 10 and therelay terminal 7 is connected to asense output electrode 6 via anAl wire 11. The sense terminal 9 is connected to therelay electrode 7 via anAl wire 12. Note that according to the prior art, the sense terminal 9 is connected to thesense output electrode 6 via only theAl wire 10 without going through therelay electrode 7 or thewire 11. TheAl wire 11 added in the present embodiment corresponds to the inductor L inFIG. 1 . Thepackage 1 seals theIGBT 2, theAl wires pad 5 and therelay electrode 7, part of the N-phase output electrode 4 and part of thesense output electrode 6. Note that thecontrol IC 3 is not shown inFIG. 2 . - A total length of the
Al wires Al wire 12. Therefore, a wiring inductance from theemitter terminal 8 of theIGBT 2 to the N-phase output electrode 4 is larger than a wiring inductance from the sense terminal 9 to thesense output electrode 6. Thus, in the current sense current detection scheme in which the resistor R for short circuit current detection is connected to the sense terminal 9, the IGBT gate voltage difference between the main section and the sense section of theIGBT 2 becomes smaller, and so the ratio between their currents becomes smaller. As a result, it is possible to improve the accuracy of short circuit current detection. -
FIG. 3 is a diagram illustrating an interior of a package of a semiconductor device according to a second embodiment of the present invention. Compared to the first embodiment, the present embodiment does not include therelay terminal 7 nor theAl wire 11. Instead, the number ofAl wires 12 connecting the sense terminal 9 and thesense output electrode 6 is greater than the number ofAl wires 10 connecting theemitter terminal 8 and the N-phase output electrode 4. For this reason, a wiring inductance from theemitter terminal 8 to the N-phase output electrode 4 is larger than a wiring inductance from the sense terminal 9 to thesense output electrode 6. Therefore, it is possible to obtain effects similar to those of the first embodiment. -
FIG. 4 is a diagram illustrating an interior of a package of a semiconductor device according to a third embodiment of the present invention. TheIGBT 2, the N-phase output electrode 4, therelay electrode 7, and theAl wires Al wires 10 vary among the respective phases according to a positional relationship between theIGBT 2 and therelay electrode 7. Thus, in each phase, if theAl wire 10 becomes longer, the number ofAl wires 11 is increased and the length of theAl wire 12 of the sense section is shortened. This makes it possible to reduce the difference in a wiring inductance between the phases and reduce inter-phase variations. However, among the respective phases, a wiring inductance from theemitter terminal 8 of theIGBT 2 to the N-phase output electrode 4 is made greater than a wiring inductance from the sense terminal 9 to thesense output electrode 6. This makes it possible to obtain effects similar to those of the first embodiment. -
FIG. 5 is a diagram illustrating an interior of a package of a semiconductor device according to a fourth embodiment of the present invention. Thesense output electrode 6 is divided into a plurality of frames, which are mutually connected viawires 13. The sense terminals 9 of theIGBTs 2 of the respective phases are connected to the divided frames respectively. - According to the third embodiment, the length of the
Al wire 12 of each sense section is adjusted for each phase, whereas according to the present embodiment, the length of theAl wire 13 connecting the frames of the dividedsense output electrodes 6 is adjusted for each phase. This makes it possible to obtain effects similar to those in the third embodiment. -
FIG. 6 is a diagram illustrating a semiconductor device according to a fifth embodiment of the present invention. ASiCMOS transistor 14 is used instead of theIGBT 2 of the first embodiment. Compared to theIGBT 2, theSiCMOS transistor 14 has a wider operating temperature range and has a greater branching ratio variation due to temperature characteristics. Therefore, it is possible to obtain more remarkable effects by applying the present invention to a SiC mounting module. - Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.
- The entire disclosure of Japanese Patent Application No. 2017-085648, filed on Apr. 24, 2017 including specification, claims, drawings and summary, on which the Convention priority of the present application is based, is incorporated herein by reference in its entirety.
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017-085648 | 2017-04-24 | ||
JP2017085648A JP6729474B2 (en) | 2017-04-24 | 2017-04-24 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
US20180309441A1 true US20180309441A1 (en) | 2018-10-25 |
US10122358B1 US10122358B1 (en) | 2018-11-06 |
Family
ID=63714657
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/796,878 Active US10122358B1 (en) | 2017-04-24 | 2017-10-30 | Packaged semiconductor device |
Country Status (4)
Country | Link |
---|---|
US (1) | US10122358B1 (en) |
JP (1) | JP6729474B2 (en) |
CN (1) | CN108736740B (en) |
DE (1) | DE102017223060B4 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4156252A4 (en) * | 2020-05-19 | 2023-08-09 | Mitsubishi Electric Corporation | Semiconductor module |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04186645A (en) * | 1990-11-16 | 1992-07-03 | Sanyo Electric Co Ltd | Manufacture of microwave integrated circuit |
JPH106384A (en) | 1996-06-18 | 1998-01-13 | Nippon Ester Co Ltd | Polymer sheet molding apparatus |
JP4708951B2 (en) * | 2005-10-21 | 2011-06-22 | ニチコン株式会社 | Inverter module and inverter-integrated AC motor using the same |
JP5444619B2 (en) * | 2008-02-07 | 2014-03-19 | 株式会社ジェイテクト | Multi-layer circuit board and motor drive circuit board |
JP2011182591A (en) * | 2010-03-02 | 2011-09-15 | Panasonic Corp | Semiconductor device |
JP5280410B2 (en) * | 2010-06-21 | 2013-09-04 | 三菱電機株式会社 | Semiconductor devices and snubber devices |
JP5706251B2 (en) * | 2011-06-30 | 2015-04-22 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2013106384A (en) | 2011-11-10 | 2013-05-30 | Toyota Motor Corp | Power conversion apparatus and current adjustment method for the same |
US9781556B2 (en) | 2013-04-05 | 2017-10-03 | Intel Corporation | Network-assisted to direct device discovery switch |
JP6094420B2 (en) * | 2013-08-09 | 2017-03-15 | 三菱電機株式会社 | Semiconductor device |
JP2015228447A (en) * | 2014-06-02 | 2015-12-17 | 株式会社デンソー | Semiconductor device manufacturing method |
US9831159B2 (en) * | 2015-06-09 | 2017-11-28 | Infineon Technologies Americas Corp. | Semiconductor package with embedded output inductor |
JP6520437B2 (en) * | 2015-06-12 | 2019-05-29 | 富士電機株式会社 | Semiconductor device |
JP2017069412A (en) * | 2015-09-30 | 2017-04-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
-
2017
- 2017-04-24 JP JP2017085648A patent/JP6729474B2/en active Active
- 2017-10-30 US US15/796,878 patent/US10122358B1/en active Active
- 2017-12-18 DE DE102017223060.6A patent/DE102017223060B4/en active Active
-
2018
- 2018-04-24 CN CN201810373782.1A patent/CN108736740B/en active Active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP4156252A4 (en) * | 2020-05-19 | 2023-08-09 | Mitsubishi Electric Corporation | Semiconductor module |
Also Published As
Publication number | Publication date |
---|---|
JP6729474B2 (en) | 2020-07-22 |
DE102017223060B4 (en) | 2021-05-12 |
JP2018186600A (en) | 2018-11-22 |
DE102017223060A1 (en) | 2018-10-25 |
US10122358B1 (en) | 2018-11-06 |
CN108736740A (en) | 2018-11-02 |
CN108736740B (en) | 2020-06-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5783997B2 (en) | Power semiconductor device | |
US7414867B2 (en) | Power conversion device | |
US8027183B2 (en) | 3-phase inverter module, motor driving apparatus using the same, and inverter integrated circuit package | |
US10134718B2 (en) | Power semiconductor module | |
US9941255B2 (en) | Power semiconductor module | |
US9496800B2 (en) | Method for activating a rectifier, which has active switching elements | |
US20170110395A1 (en) | Semiconductor device | |
CN106208634B (en) | Method and apparatus for current/power balancing | |
CA2986883C (en) | Power conversion device | |
WO2014136252A1 (en) | Semiconductor device | |
CN106487264B (en) | Semiconductor integrated circuit device for driving power semiconductor device and electronic device | |
US11309887B2 (en) | Conversion circuit | |
KR102117719B1 (en) | Power semiconductor circuit | |
US10574223B1 (en) | Paralleled power semiconductors with chokes in gate path | |
US10122358B1 (en) | Packaged semiconductor device | |
KR102055461B1 (en) | Power semiconductor circuit | |
US20210366813A1 (en) | Power semiconductor module | |
CN101946412B (en) | Method for limiting an un-mirrored current and circuit therefor | |
US10700681B1 (en) | Paralleled power module with additional emitter/source path | |
US10629587B2 (en) | Protection circuit and protection circuit system | |
US10396774B2 (en) | Intelligent power module operable to be driven by negative gate voltage | |
KR20200123385A (en) | Power module with integrated surge voltage limiting element | |
JP2019161495A (en) | Semiconductor device and apparatus | |
US20220321022A1 (en) | Semiconductor module | |
US20110249478A1 (en) | Power output stage for a pulse-controlled inverter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MITSUBISHI ELECTRIC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SHIRAISHI, TAKUYA;REEL/FRAME:043977/0390 Effective date: 20171002 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |