US20180190706A1 - Solid-state imaging device - Google Patents
Solid-state imaging device Download PDFInfo
- Publication number
- US20180190706A1 US20180190706A1 US15/909,413 US201815909413A US2018190706A1 US 20180190706 A1 US20180190706 A1 US 20180190706A1 US 201815909413 A US201815909413 A US 201815909413A US 2018190706 A1 US2018190706 A1 US 2018190706A1
- Authority
- US
- United States
- Prior art keywords
- solid
- imaging device
- state imaging
- charge storage
- storage region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 85
- 238000003860 storage Methods 0.000 claims abstract description 79
- 239000004065 semiconductor Substances 0.000 claims abstract description 50
- 230000003321 amplification Effects 0.000 claims abstract description 48
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract description 48
- 238000006243 chemical reaction Methods 0.000 claims abstract description 44
- 239000000463 material Substances 0.000 claims abstract description 23
- 239000000758 substrate Substances 0.000 claims description 25
- 239000012535 impurity Substances 0.000 claims description 19
- 238000002955 isolation Methods 0.000 claims description 12
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 9
- 229920005591 polysilicon Polymers 0.000 claims description 9
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 239000011159 matrix material Substances 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 42
- 238000009792 diffusion process Methods 0.000 description 11
- 238000012545 processing Methods 0.000 description 10
- 230000000694 effects Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000007769 metal material Substances 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000000875 corresponding effect Effects 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910021480 group 4 element Inorganic materials 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005549 size reduction Methods 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/1461—Pixel-elements with integrated switching, control, storage or amplification elements characterised by the photosensitive area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14645—Colour imagers
-
- H01L27/307—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K39/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic radiation-sensitive element covered by group H10K30/00
- H10K39/30—Devices controlled by radiation
- H10K39/32—Organic image sensors
Definitions
- the present disclosure relates to a solid-state imaging device having a plurality of pixels that are arranged in an array and include a photoelectric conversion unit.
- MOS metal oxide semiconductor
- a layered solid-state imaging device As a solid-state imaging device for solving this problem, a layered solid-state imaging device has been proposed.
- a photoelectric conversion film is laid on an outermost surface of a semiconductor substrate. Light enters from above the layered films.
- the above-noted solid-state imaging device has a configuration in which an electric charge generated by photoelectric conversion in the photoelectric conversion film is read out using a charge coupled device (CCD) circuit or a complementary MOS (CMOS) circuit in the semiconductor substrate.
- CCD charge coupled device
- CMOS complementary MOS
- Patent Literature (PTL) 1 discloses a conventional layered solid-state imaging device.
- FIG. 7 is a pixel circuit diagram illustrating the layered solid-state imaging device described in PTL 1.
- a charge storage region (FD) and a pixel electrode 515 are electrically connected, and a voltage of the charge storage region varies according to the intensity of incident light.
- the charge storage region is electrically connected to a gate electrode of an amplification transistor 517 b .
- this pixel circuit can amplify the voltage variation in the charge storage region and read it out to a signal line 517 d via a selection transistor 517 c.
- the photoelectric conversion film is laid over a wiring layer used for a read-out circuit and a signal processing circuit.
- the electric charge obtained in the photoelectric conversion layer is stored in the charge storage region provided in the semiconductor substrate.
- the electric charge obtained in the photoelectric conversion layer is transferred to the charge storage region via a contact plug.
- PTL 2 discloses a structure of the contact plug.
- FIG. 8 is a sectional view illustrating a pixel portion of a solid-state imaging device described in PTL 2.
- the contact plug connection hole
- an alloy formation of the metallic material and silicon involves a crystal defect, which serves as a source of noise generation. Accordingly, to address the problem of the crystal defect, PTL 2 proposes a configuration in which a polysilicon contact is formed in an FD portion 602 , thereby reducing a noise.
- the conventional configuration described above has no light-shielding region above the charge storage region. Thus, out of the light that has entered the photoelectric conversion layer, light that is not absorbed by and passes through the photoelectric conversion layer enters the charge storage region, thus causing a problem of noise charge generation.
- one non-limiting and explanatory embodiment provides a solid-state imaging device in which a total number of lines does not increase even with a finer design and a noise is suppressed in a charge storage region.
- a solid-state imaging device includes a semiconductor substrate; a plurality of pixels that are disposed in a matrix above the semiconductor substrate; a pixel electrode that is disposed in each of the pixels and electrically isolated from an adjacent one of the pixels; a photoelectric conversion film that is disposed above the pixel electrode and performs photoelectric conversion of light into a signal charge; a charge storage region that is disposed in each of the pixels, is electrically connected to the pixel electrode, and stores the signal charge obtained through the photoelectric conversion in the photoelectric conversion film; an amplification transistor that is disposed in each of the pixels and amplifies the signal charge stored in the charge storage region in a corresponding one of the pixels; a first contact plug that contains a semiconductor material; and a line that is disposed above the first contact plug and contains a semiconductor material.
- the first contact plug and the charge storage region are electrically connected, the first contact plug and a gate electrode of the amplification transistor are electrically connected via the line, and the line is disposed so as to cover at least a portion of the charge storage region in a plan view of the solid-state imaging device.
- the line that electrically connects the charge storage region and the gate electrode of the amplification transistor and is formed of the semiconductor material is provided.
- the line covers the charge storage region, thereby forming on the charge storage region a light-shielding region for blocking the light that has passed through the photoelectric conversion film. Consequently, the generation of the noise charge in the charge storage region can be suppressed.
- the line is formed of a metallic material, reflected light is scattered.
- the line is formed of a semiconductor material, incident light is mainly absorbed, making it possible to suppress an influence of scattered light.
- the line for electrically connecting the charge storage region and the gate electrode of the amplification transistor has been provided in a metal wiring layer above the contact plug.
- the line for electrically connecting the charge storage region and the gate electrode of the amplification transistor need not be provided separately as the metal wiring layer, so that an increase in the number of wiring layers can be suppressed.
- the reduction of the number of wiring layers leads to a miniaturization of the solid-state imaging device.
- the above-noted line for electrical connection can be formed in the same step of forming the contact plug formed of the semiconductor material, resulting in the simplification of manufacturing steps and the reduction of manufacturing costs.
- a solid-state imaging device With a solid-state imaging device according to the present disclosure, it is possible to provide a low-cost solid-state imaging device that suppresses a noise generated in a charge storage region and is also adaptable to a finer pixel size without increasing the number of wiring layers.
- FIG. 1 illustrates a circuit configuration showing a solid-state imaging device according to an embodiment.
- FIG. 2A illustrates a first example of a sectional view showing a pixel of the solid-state imaging device according to an embodiment.
- FIG. 2B illustrates a second example of the sectional view showing the pixel of the solid-state imaging device according to an embodiment.
- FIG. 3 illustrates an example of a plan view showing a pixel of a solid-state imaging device according to an embodiment.
- FIG. 4 is a graph showing a relative value of a noise with respect to a variation of a contact resistance according to an embodiment.
- FIG. 5A is a schematic view illustrating a first step of forming a contact plug according to an embodiment.
- FIG. 5B is a schematic view illustrating a second step of forming the contact plug according to an embodiment.
- FIG. 5C is a schematic view illustrating a third step of forming the contact plug according to an embodiment.
- FIG. 5D is a schematic view illustrating a fourth step of forming the contact plug according to an embodiment.
- FIG. 5E is a schematic view illustrating a fifth step of forming the contact plug according to an embodiment.
- FIG. 6 is a block diagram illustrating an overall configuration of an imaging apparatus including a solid-state imaging device according to an embodiment.
- FIG. 7 is a pixel circuit diagram illustrating a layered solid-state imaging device described in PTL 1.
- FIG. 8 is a sectional view illustrating a pixel portion of a solid-state imaging device described in PTL 2.
- FIG. 1 illustrates a circuit configuration showing a solid-state imaging device according to an embodiment.
- the solid-state imaging device includes a plurality of pixels 11 that are disposed in a matrix above a semiconductor substrate, a vertical scanning unit (also referred to as a row scanning unit) 13 that supplies various timing signals to the pixels 11 , a horizontal scanning unit (also referred to as a column scanning unit) 15 that sequentially reads out the signals from the pixels 11 to a horizontal output terminal 142 , column signal lines 141 that are provided for respective columns, and resent lines 126 that are provided for respective columns for resetting the pixels 11 to a dark state.
- FIG. 1 illustrates two rows and two columns of the pixels 11 , the number of rows and columns may be set freely.
- each of the pixels 11 includes a photoelectric conversion unit 111 , an amplification transistor 108 a whose gate is connected to the photoelectric conversion unit 111 , a reset transistor 108 b whose drain is connected to the photoelectric conversion unit 111 , and a selection transistor 108 c that is connected in series with the amplification transistor 108 a.
- the photoelectric conversion unit 111 is connected between (i) the gate of the amplification transistor 108 a and the drain of the reset transistor 108 b and (ii) a photoelectric conversion unit control line 131 .
- the gate of the amplification transistor 108 a is connected to a pixel electrode, and the amplification transistor 108 a outputs a signal voltage according to a voltage of the pixel electrode to the column signal line 141 via the selection transistor 108 c.
- One of a source and the drain of the reset transistor 108 b is connected to the pixel electrode, and the other of the source and the drain thereof is connected to a corresponding one of the resent lines 126 .
- a gate of the reset transistor 108 b is connected to the vertical scanning unit 13 via a reset control line 123 .
- a gate of the selection transistor 108 c is connected to the vertical scanning unit 13 via an address control line 121 .
- the address control line 121 and the reset control line 123 are provided for each row.
- the photoelectric conversion unit control line 131 is shared among all of the pixels.
- the column signal line 141 is provided for each column, and connected to the horizontal scanning unit 15 via a column signal processing unit 21 .
- the column signal processing unit 21 performs noise suppression signal processing represented by correlated double sampling, and analog/digital conversion processing.
- the amplification transistor 108 a , the selection transistor 108 c , and the reset transistor 108 b are disposed above the semiconductor substrate that is formed of silicon.
- Each of the amplification transistor 108 a , the reset transistor 108 b , and the selection transistor 108 c includes the drain and source, which are diffusion layers, and a gate electrode.
- the source of the amplification transistor 108 a and the drain of the selection transistor 108 c are formed of a common diffusion layer.
- the amplification transistor 108 a and the reset transistor 108 b are separated by an element isolation region.
- the photoelectric conversion unit 111 is formed on the insulating film.
- the photoelectric conversion unit 111 is formed of an organic material, or a material including a semiconductor represented by amorphous silicon and germanium, and includes the photoelectric conversion film that performs photoelectric conversion, the pixel electrode that is formed on a lower surface of the photoelectric conversion film, and a transparent electrode that is formed on an upper surface of the photoelectric conversion film.
- the pixel electrode is connected to the gate electrode of the amplification transistor 108 a and the diffusion layer serving as the source of the reset transistor 108 b via a contact.
- the diffusion layer connected with the pixel electrode functions as a charge storage region.
- FIG. 2A illustrates a first example of a sectional view showing a pixel of the solid-state imaging device according to an embodiment
- FIG. 2B illustrates a second example of a sectional view showing the pixel of the solid-state imaging device according to an embodiment
- FIGS. 2A and 2B are one example of a sectional view illustrating an arrangement of the photoelectric conversion unit 111 , the charge storage region 104 , and the amplification transistor 108 a that are included in the pixel 11 .
- FIGS. 2A and 2B are the same except for how the gate electrode of the amplification transistor 108 a and a line 107 a are connected.
- the pixel 11 includes a p + -type element isolation region 102 , an n ⁇ -type charge storage region 104 , a contact plug 107 , an n-type impurity diffusion layer 105 , the gate electrode of the amplification transistor 108 a , the line 107 a , a contact plug 107 b , contact plugs 110 a to 110 d , insulating layers 109 a to 109 d , the pixel electrode 113 , the photoelectric conversion layer 114 , the transparent electrode 115 , and a sidewall layer 116 a that are formed above a p-type semiconductor substrate 101 .
- the p + -type element isolation region 102 isolates transistors from each other.
- the n ⁇ -type charge storage region 104 stores a signal charge from the photoelectric conversion film 114 .
- the contact plug 107 is a first contact plug formed of an n + -type semiconductor material.
- the impurity diffusion layer 105 is formed by diffusing impurities from the contact plug 107 .
- the gate electrode of the amplification transistor 108 a is formed such that a gate oxide film 150 is provided between the gate electrode and the semiconductor substrate 101 .
- the line 107 a is formed of an n + -type semiconductor material that electrically connects the gate electrode of the amplification transistor 108 a and the contact plug 107 .
- the contact plug 107 b is formed of an n + -type semiconductor material that electrically connects the gate electrode of the amplification transistor 108 a and the line 107 a .
- the contact plugs 110 a to 110 d are metal plugs formed of a metallic material such as W, Cu or Al.
- the contact plug 110 a is a second contact plug that is disposed on an upper surface of the line 107 a and electrically connects to the line 107 a .
- the pixel electrode 113 of each pixel is isolated from that of an adjacent one of the pixels, and connected to the charge storage region 104 and the gate electrode of the amplification transistor 108 a .
- the photoelectric conversion film 114 generates a signal charge according to an amount of incident light.
- the transparent electrode 115 is an electrode for applying to the photoelectric conversion film 114 a predetermined voltage necessary for photoelectric conversion.
- the sidewall layer 116 a covers lateral surfaces of the gate electrode of the amplification transistor 108 a.
- a material of the sidewall layer 116 a may be of, for example, a single layer structure formed of SiN or SiO 2 , a double layer structure formed of SiN and SiO 2 , or a structure having three or more layers.
- the element isolation region 102 is illustrated having a p + -type implantation isolation structure obtained by implanting p-type impurities at a high concentration, it may be an element isolation region formed by embedding an oxide film (shallow trench isolation) and can produce an equivalent effect.
- the contact plug 107 , the line 107 a , and the contact plug 107 b contain polysilicon in the present embodiment, they may be formed of a semiconductor material containing an element other than a group IV element, such as Ge or GaAs.
- the impurity concentration of the contact plug 107 , the line 107 a , and the contact plug 107 b may range from 10 19 /cm 3 to 10 21 /cm 3 .
- the photoelectric conversion film 114 generates an electric charge according to an amount of received light.
- the generated electric charge is stored in the charge storage region 104 via the pixel electrode 113 .
- the voltage to be applied to the gate electrode of the amplification transistor 108 a increases according to the signal charge stored in the charge storage region 104 .
- the amplification transistor 108 a amplifies the signal charge stored in the charge storage region 104 .
- a predetermined voltage is applied to the gate electrode of the selection transistor 108 c , so that a signal amplified by the amplification transistor 108 a is outputted to the column signal line 141 .
- a predetermined voltage is applied to the gate electrode of the reset transistor 108 b after the signal is read out, so that the charge storage region 104 is set to a reset voltage.
- the contact plug 107 is formed, and then the n-type impurity diffusion layer 105 is formed by annealing. This makes it possible to bring a contact resistance between the contact plug 107 and the charge storage region 104 to a level lower than that in the case of forming no impurity diffusion layer 105 .
- the impurity diffusion layer 105 is not necessarily formed as long as the contact resistance between the contact plug 107 and the charge storage region 104 falls within an allowable range.
- the p-type semiconductor layer 103 is formed so as to surround the contact plug 107 in the plan view of the solid-state imaging device (see FIG. 3 ) and to contact an upper portion of the charge storage region 104 .
- the charge storage region 104 is of an embedded type, so that holes present in the p-type semiconductor layer 103 can reduce a leak current caused by electrons generated from the n-type charge storage region 104 , making it possible to suppress a noise generated in the charge storage region 104 .
- the semiconductor layer 103 produces a larger effect of suppressing the leak current in keeping with an increase in the area covering the charge storage region 104 .
- plan view of the solid-state imaging device in the present specification refers to a state in which the solid-state imaging device is seen from a direction normal to a light-receiving surface of the photoelectric conversion unit 111 as illustrated later in FIG. 3 , namely, a state in which the solid-state imaging device is seen from above.
- the gate electrode of the amplification transistor 108 a and the contact plug 107 can be electrically connected via the line 107 a , no line for connecting the gate electrode of the amplification transistor 108 a and the charge storage region 104 need be disposed in a layer of a line 112 a (a metal wiring layer). Accordingly, there is no restriction imposed by a layout rule, so that lines need not be layered, making it possible to suppress an increase in the number of wiring layers. Thus, this configuration is also advantageous for achieving a finer design.
- a height h 1 of a connection surface between the line 107 a and the contact plug 107 from an upper surface of the semiconductor substrate 101 is greater than a height h 2 of a bottom surface of the gate electrode of the amplification transistor 108 a from the upper surface of the semiconductor substrate 101 .
- the height h 1 of the connection surface between the line 107 a and the contact plug 107 from the upper surface of the semiconductor substrate 101 is less than a height h 3 of an upper surface of the gate electrode of the amplification transistor 108 a from the upper surface of the semiconductor substrate 101 .
- the line 107 a covers a portion of the element isolation region 102 adjacent to the charge storage region 104 in the plan view of the solid-state imaging device (see FIG. 3 ).
- the gate electrode of the amplification transistor 108 a and the line 107 a may be formed in such a manner as to contact each other via no contact plug 107 b .
- the area in which they contact each other can be increased, making it possible to reduce the contact resistance.
- FIG. 3 illustrates an example of a plan view showing a pixel of the solid-state imaging device according to an embodiment.
- This figure is a plan view illustrating a configuration including the charge storage region 104 , the amplification transistor 108 a , the reset transistor 108 b and the selection transistor 108 c included in the pixel 11 of the solid-state imaging device according to the present embodiment.
- FIG. 2A is a sectional view taken along a line X-X′ in FIG. 3 .
- lateral surfaces of the reset transistor 108 b are covered with the sidewall layer 116 b .
- the sidewall layer 116 b of the gate electrode of the reset transistor 108 b is disposed so as not to overlap the contact plug 107 in the plan view of the solid-state imaging device. If the sidewall layer 116 b of the gate electrode of the reset transistor 108 b overlaps the contact plug 107 in the plan view of the solid-state imaging device, the area of the bottom surface of the contact plug 107 varies among pixels or decreases, so that the noise in the charge storage region 104 increases. On the other hand, with this configuration, the area of the bottom surface of the contact plug 107 can be secured, making it possible to suppress an increase in the contact resistance. Consequently, an increase in the noise in the charge storage region 104 can be suppressed.
- the gate oxide film for the amplification transistor 108 a may have the same thickness in a single pixel illustrated in FIG. 3 .
- the same referred to herein means “substantially the same,” namely, includes a manufacturing error.
- FIG. 4 is a graph showing a relative value of a noise with respect to a variation of a contact resistance according to an embodiment.
- a horizontal axis indicates the contact resistance between the charge storage region 104 and the contact plug 107
- a vertical axis indicates the relative value of the noise.
- the charge storage region 104 and the contact plug 107 are of the same conductivity type, and the impurity concentration of the contact plug 107 is higher than that of the charge storage region 104 .
- the contact resistance between the charge storage region 104 and the contact plug 107 can be reduced further.
- the contact resistance can be reduced. Accordingly, it is possible to achieve an effect of reducing a leak current owing to the concentration reduction in the charge storage region 104 , so that the noise in the charge storage region 104 can be suppressed.
- the impurity concentration of the charge storage region 104 is typically from 10 16 /cm 3 to 10 18 /cm 3 .
- the impurity concentration of the impurity diffusion layer 105 is typically from 10 18 /cm 3 to 10 20 /cm 3 .
- the impurity concentration of the contact plug 107 is typically from 10 19 /cm 3 to 10 21 /cm 3 .
- FIGS. 5A to 5E are schematic views illustrating steps of forming the contact plug according to an embodiment.
- FIGS. 5A to 5E illustrate an example of the steps of forming the contact plug 107 , the line 107 a and the contact plug 107 b illustrated in FIG. 2A .
- a portion of the insulating layer 109 a is deposited above the amplification transistor 108 a and the gate oxide film 150 by sputtering or a CVD method.
- a contact hole 107 c is formed in a portion of the insulating layer 109 a where the contact plug 107 is to be formed, and a contact hole 107 e is formed in a portion of the insulating layer 109 a where the contact plug 107 b is to be formed.
- polysilicon having impurities at a high concentration is deposited by a CVD method or sputtering.
- upper sections of the portions where the contact holes 107 c and 107 e were present have a cross-section that is slightly dented.
- the polysilicon is removed by etching while leaving only a necessary region by lithography. In some cases, a gap formed when depositing the polysilicon is present in a central portion of the contact plug 107 .
- the contact plug 107 b is not formed at this stage, and the line 107 a is formed in such a manner as to contact the gate electrode of the amplification transistor 108 a.
- the contact hole 110 e is formed.
- the contact plug 110 a electrically connecting to the line 107 a is not disposed directly above the contact plug 107 .
- the contact plug 110 a is formed of a metallic material such as W, Cu or Al.
- the following is a description of an imaging apparatus (a camera) including the solid-state imaging device described in the embodiment described above.
- FIG. 6 is a block diagram illustrating an overall configuration of the imaging apparatus including the solid-state imaging device according to an embodiment.
- An imaging apparatus 200 according to the present embodiment includes a lens 201 , a solid-state imaging device 206 , a signal processing circuit 207 , and an output interface 209 .
- the solid-state imaging device 206 is any of the solid-state imaging devices described in the above embodiment. Also, the above-mentioned plurality of pixels 11 are disposed in a matrix in a pixel array 202 .
- a row selection circuit 203 and a column selection circuit 204 correspond to the vertical scanning unit 13 and the horizontal scanning unit 15 illustrated in FIG. 1 .
- the lens 201 forms an image of a subject on the pixel array 202 .
- Signals obtained in the pixel array 202 are sequentially transferred through the row selection circuit 203 , the column selection circuit 204 , and a read-out circuit 205 to the signal processing circuit 207 .
- the signal processing circuit 207 performs signal processing on the received signal, and outputs the image signal that has been subjected to the signal processing to the output interface 209 including a display and a memory.
- the use of the solid-state imaging device according to the present embodiment makes it possible to provide a low-cost camera that involves less noise and achieves a high image quality.
- the p-type semiconductor substrate 101 in the above description may be replaced with a p-type well formed in the semiconductor substrate 101 .
- the solid-state imaging device according to the embodiment described above is typically implemented as an LSI, which is an integrated circuit.
- LSI solid-state imaging device
- Such a solid-state imaging device may be individually made into a single chip or may be partially or entirely made into a single chip.
- circuit integration is not limited to the LSI, and a dedicated circuit or a general purpose processor can also achieve the integration. It may also be possible to utilize a field programmable gate array (FPGA) that can be programmed after the LSI production or a reconfigurable processor that can reconfigure the connection and settings of a circuit cell inside the LSI.
- FPGA field programmable gate array
- a corner and a side of each structural component have been indicated linearly.
- the present disclosure also includes a corner and a side that are rounded due to manufacturing reasons.
- the present disclosure also includes many variations of the embodiment described above within the range conceivable by a person skilled in the art without departing from the purport of the present disclosure.
- the present disclosure is applicable to a solid-state imaging device.
- the present disclosure is also applicable to an imaging apparatus such as a digital still camera, a digital video camera, a cellular phone camera, or a surveillance camera including a solid-state imaging device.
Abstract
A solid-state imaging device according to the present disclosure includes: a charge storage region that stores a signal charge obtained through photoelectric conversion in a photoelectric conversion film; an amplification transistor that amplifies the signal charge stored in the charge storage region in a corresponding pixel; a contact plug that is electrically connected to the charge storage region and contains a semiconductor material; and a line that is disposed above the contact plug and contains a semiconductor material. The contact plug and the charge storage region are electrically connected, and the contact plug and a gate electrode of the amplification transistor are electrically connected via the line.
Description
- This application is a Continuation of U.S. patent application Ser. No. 15/441,568, filed on Feb. 24, 2017, which is a Continuation Application of U.S. application Ser. No. 14/572,046, filed on Dec. 16, 2014, now U.S. Pat. No. 9,627,431, issued on Apr. 18, 2017, which is a continuation application of PCT International Application No. PCT/JP2013/001601 filed on Mar. 12, 2013, designating the United States of America, which in turn is based on and claims priority of Japanese Patent Application No. 2012-144764 filed on Jun. 27, 2012. The entire disclosures of the above-identified applications, including the specifications, drawings and claims are incorporated herein by reference in their entirety.
- The present disclosure relates to a solid-state imaging device having a plurality of pixels that are arranged in an array and include a photoelectric conversion unit.
- In recent years, metal oxide semiconductor (MOS) solid-state imaging devices have been mounted on mobile device cameras, vehicle-mounted cameras and surveillance cameras.
- Since a high-resolution imaging capability is demanded of the solid-state imaging devices, these devices need to achieve a finer design and a greater number of pixels. In conventional solid-state imaging devices, increasingly finer pixels bring about the size reduction of photodiodes. Accordingly, the decrease in a saturation signal amount and the reduction of an aperture ratio cause a problem of decreasing sensitivity.
- As a solid-state imaging device for solving this problem, a layered solid-state imaging device has been proposed. In the layered solid-state imaging device, a photoelectric conversion film is laid on an outermost surface of a semiconductor substrate. Light enters from above the layered films. The above-noted solid-state imaging device has a configuration in which an electric charge generated by photoelectric conversion in the photoelectric conversion film is read out using a charge coupled device (CCD) circuit or a complementary MOS (CMOS) circuit in the semiconductor substrate.
- Patent Literature (PTL) 1 discloses a conventional layered solid-state imaging device.
-
FIG. 7 is a pixel circuit diagram illustrating the layered solid-state imaging device described inPTL 1. In a pixel circuit illustrated inFIG. 7 , a charge storage region (FD) and apixel electrode 515 are electrically connected, and a voltage of the charge storage region varies according to the intensity of incident light. Also, the charge storage region is electrically connected to a gate electrode of anamplification transistor 517 b. Thus, this pixel circuit can amplify the voltage variation in the charge storage region and read it out to asignal line 517 d via aselection transistor 517 c. - In the above-described layered solid-state imaging device, the photoelectric conversion film is laid over a wiring layer used for a read-out circuit and a signal processing circuit. The electric charge obtained in the photoelectric conversion layer is stored in the charge storage region provided in the semiconductor substrate. Thus, the electric charge obtained in the photoelectric conversion layer is transferred to the charge storage region via a contact plug.
- PTL 2 discloses a structure of the contact plug.
-
FIG. 8 is a sectional view illustrating a pixel portion of a solid-state imaging device described in PTL 2. If the contact plug (connection hole) is formed of a metallic material, an alloy formation of the metallic material and silicon involves a crystal defect, which serves as a source of noise generation. Accordingly, to address the problem of the crystal defect, PTL 2 proposes a configuration in which a polysilicon contact is formed in anFD portion 602, thereby reducing a noise. - [PTL 1] Japanese Patent No. 4444371
- [PTL 2] Japanese Unexamined Patent Application Publication No. 2008-227357
- However, the conventional configuration described above has no light-shielding region above the charge storage region. Thus, out of the light that has entered the photoelectric conversion layer, light that is not absorbed by and passes through the photoelectric conversion layer enters the charge storage region, thus causing a problem of noise charge generation.
- In view of the problems described above, one non-limiting and explanatory embodiment provides a solid-state imaging device in which a total number of lines does not increase even with a finer design and a noise is suppressed in a charge storage region.
- A solid-state imaging device according to one aspect of the present disclosure includes a semiconductor substrate; a plurality of pixels that are disposed in a matrix above the semiconductor substrate; a pixel electrode that is disposed in each of the pixels and electrically isolated from an adjacent one of the pixels; a photoelectric conversion film that is disposed above the pixel electrode and performs photoelectric conversion of light into a signal charge; a charge storage region that is disposed in each of the pixels, is electrically connected to the pixel electrode, and stores the signal charge obtained through the photoelectric conversion in the photoelectric conversion film; an amplification transistor that is disposed in each of the pixels and amplifies the signal charge stored in the charge storage region in a corresponding one of the pixels; a first contact plug that contains a semiconductor material; and a line that is disposed above the first contact plug and contains a semiconductor material. The first contact plug and the charge storage region are electrically connected, the first contact plug and a gate electrode of the amplification transistor are electrically connected via the line, and the line is disposed so as to cover at least a portion of the charge storage region in a plan view of the solid-state imaging device.
- With the above configuration, the line that electrically connects the charge storage region and the gate electrode of the amplification transistor and is formed of the semiconductor material is provided. The line covers the charge storage region, thereby forming on the charge storage region a light-shielding region for blocking the light that has passed through the photoelectric conversion film. Consequently, the generation of the noise charge in the charge storage region can be suppressed. Furthermore, if the line is formed of a metallic material, reflected light is scattered. On the other hand, if the line is formed of a semiconductor material, incident light is mainly absorbed, making it possible to suppress an influence of scattered light. Conventionally, the line for electrically connecting the charge storage region and the gate electrode of the amplification transistor has been provided in a metal wiring layer above the contact plug. In contrast, with the above-described mode according to the present disclosure, the line for electrically connecting the charge storage region and the gate electrode of the amplification transistor need not be provided separately as the metal wiring layer, so that an increase in the number of wiring layers can be suppressed. The reduction of the number of wiring layers leads to a miniaturization of the solid-state imaging device. Additionally, the above-noted line for electrical connection can be formed in the same step of forming the contact plug formed of the semiconductor material, resulting in the simplification of manufacturing steps and the reduction of manufacturing costs.
- With a solid-state imaging device according to the present disclosure, it is possible to provide a low-cost solid-state imaging device that suppresses a noise generated in a charge storage region and is also adaptable to a finer pixel size without increasing the number of wiring layers.
- These and other objects, advantages and features of the invention will become apparent from the following description thereof taken in conjunction with the accompanying drawings that illustrate a specific embodiment disclosed herein.
-
FIG. 1 illustrates a circuit configuration showing a solid-state imaging device according to an embodiment. -
FIG. 2A illustrates a first example of a sectional view showing a pixel of the solid-state imaging device according to an embodiment. -
FIG. 2B illustrates a second example of the sectional view showing the pixel of the solid-state imaging device according to an embodiment. -
FIG. 3 illustrates an example of a plan view showing a pixel of a solid-state imaging device according to an embodiment. -
FIG. 4 is a graph showing a relative value of a noise with respect to a variation of a contact resistance according to an embodiment. -
FIG. 5A is a schematic view illustrating a first step of forming a contact plug according to an embodiment. -
FIG. 5B is a schematic view illustrating a second step of forming the contact plug according to an embodiment. -
FIG. 5C is a schematic view illustrating a third step of forming the contact plug according to an embodiment. -
FIG. 5D is a schematic view illustrating a fourth step of forming the contact plug according to an embodiment. -
FIG. 5E is a schematic view illustrating a fifth step of forming the contact plug according to an embodiment. -
FIG. 6 is a block diagram illustrating an overall configuration of an imaging apparatus including a solid-state imaging device according to an embodiment. -
FIG. 7 is a pixel circuit diagram illustrating a layered solid-state imaging device described inPTL 1. -
FIG. 8 is a sectional view illustrating a pixel portion of a solid-state imaging device described in PTL 2. - In the following, an embodiment will be described in detail based on the accompanying drawings. It should be noted that the present disclosure is not limited to the following embodiment. Also, the following embodiment can be modified as necessary as long as an advantageous effect of the present disclosure is produced. Furthermore, the following embodiment can also be combined with other embodiments. Moreover, any of the embodiment described below will illustrate one specific example of the present disclosure. The numerical values, shapes, materials, structural components, the arrangement and connection of the structural components, steps and the order of the steps mentioned in the following embodiment are merely an example and not intended to limit the present disclosure. Accordingly, among the structural components in the following embodiment, the one that is not recited in any independent claim exhibiting the most generic concept of the present disclosure will be described as an arbitrary structural component constituting a more preferable mode.
- First, the configuration of a solid-state imaging device according to an embodiment will be described.
-
FIG. 1 illustrates a circuit configuration showing a solid-state imaging device according to an embodiment. As illustrated inFIG. 1 , the solid-state imaging device according to an embodiment includes a plurality ofpixels 11 that are disposed in a matrix above a semiconductor substrate, a vertical scanning unit (also referred to as a row scanning unit) 13 that supplies various timing signals to thepixels 11, a horizontal scanning unit (also referred to as a column scanning unit) 15 that sequentially reads out the signals from thepixels 11 to ahorizontal output terminal 142,column signal lines 141 that are provided for respective columns, and resentlines 126 that are provided for respective columns for resetting thepixels 11 to a dark state. Incidentally, althoughFIG. 1 illustrates two rows and two columns of thepixels 11, the number of rows and columns may be set freely. - Furthermore, each of the
pixels 11 includes aphotoelectric conversion unit 111, anamplification transistor 108 a whose gate is connected to thephotoelectric conversion unit 111, areset transistor 108 b whose drain is connected to thephotoelectric conversion unit 111, and aselection transistor 108 c that is connected in series with theamplification transistor 108 a. - The
photoelectric conversion unit 111 is connected between (i) the gate of theamplification transistor 108 a and the drain of thereset transistor 108 b and (ii) a photoelectric conversionunit control line 131. - The gate of the
amplification transistor 108 a is connected to a pixel electrode, and theamplification transistor 108 a outputs a signal voltage according to a voltage of the pixel electrode to thecolumn signal line 141 via theselection transistor 108 c. - One of a source and the drain of the
reset transistor 108 b is connected to the pixel electrode, and the other of the source and the drain thereof is connected to a corresponding one of the resent lines 126. A gate of thereset transistor 108 b is connected to thevertical scanning unit 13 via areset control line 123. - A gate of the
selection transistor 108 c is connected to thevertical scanning unit 13 via anaddress control line 121. Theaddress control line 121 and thereset control line 123 are provided for each row. - The photoelectric conversion
unit control line 131 is shared among all of the pixels. Thecolumn signal line 141 is provided for each column, and connected to thehorizontal scanning unit 15 via a columnsignal processing unit 21. The columnsignal processing unit 21 performs noise suppression signal processing represented by correlated double sampling, and analog/digital conversion processing. - Furthermore, the
amplification transistor 108 a, theselection transistor 108 c, and thereset transistor 108 b are disposed above the semiconductor substrate that is formed of silicon. Each of theamplification transistor 108 a, thereset transistor 108 b, and theselection transistor 108 c includes the drain and source, which are diffusion layers, and a gate electrode. The source of theamplification transistor 108 a and the drain of theselection transistor 108 c are formed of a common diffusion layer. Theamplification transistor 108 a and thereset transistor 108 b are separated by an element isolation region. - Moreover, on the
semiconductor substrate 101, an insulating film is formed in such a manner as to cover each of the transistors. Thephotoelectric conversion unit 111 is formed on the insulating film. Thephotoelectric conversion unit 111 is formed of an organic material, or a material including a semiconductor represented by amorphous silicon and germanium, and includes the photoelectric conversion film that performs photoelectric conversion, the pixel electrode that is formed on a lower surface of the photoelectric conversion film, and a transparent electrode that is formed on an upper surface of the photoelectric conversion film. The pixel electrode is connected to the gate electrode of theamplification transistor 108 a and the diffusion layer serving as the source of thereset transistor 108 b via a contact. The diffusion layer connected with the pixel electrode functions as a charge storage region. -
FIG. 2A illustrates a first example of a sectional view showing a pixel of the solid-state imaging device according to an embodiment, andFIG. 2B illustrates a second example of a sectional view showing the pixel of the solid-state imaging device according to an embodiment.FIGS. 2A and 2B are one example of a sectional view illustrating an arrangement of thephotoelectric conversion unit 111, thecharge storage region 104, and theamplification transistor 108 a that are included in thepixel 11.FIGS. 2A and 2B are the same except for how the gate electrode of theamplification transistor 108 a and aline 107 a are connected. - As illustrated in
FIG. 2A , thepixel 11 includes a p+-typeelement isolation region 102, an n−-typecharge storage region 104, acontact plug 107, an n-typeimpurity diffusion layer 105, the gate electrode of theamplification transistor 108 a, theline 107 a, acontact plug 107 b, contact plugs 110 a to 110 d, insulatinglayers 109 a to 109 d, thepixel electrode 113, the photoelectric conversion layer 114, thetransparent electrode 115, and asidewall layer 116 a that are formed above a p-type semiconductor substrate 101. - The p+-type
element isolation region 102 isolates transistors from each other. The n−-typecharge storage region 104 stores a signal charge from the photoelectric conversion film 114. Thecontact plug 107 is a first contact plug formed of an n+-type semiconductor material. Theimpurity diffusion layer 105 is formed by diffusing impurities from thecontact plug 107. The gate electrode of theamplification transistor 108 a is formed such that agate oxide film 150 is provided between the gate electrode and thesemiconductor substrate 101. Theline 107 a is formed of an n+-type semiconductor material that electrically connects the gate electrode of theamplification transistor 108 a and thecontact plug 107. Thecontact plug 107 b is formed of an n+-type semiconductor material that electrically connects the gate electrode of theamplification transistor 108 a and theline 107 a. The contact plugs 110 a to 110 d are metal plugs formed of a metallic material such as W, Cu or Al. Here, the contact plug 110 a is a second contact plug that is disposed on an upper surface of theline 107 a and electrically connects to theline 107 a. Thepixel electrode 113 of each pixel is isolated from that of an adjacent one of the pixels, and connected to thecharge storage region 104 and the gate electrode of theamplification transistor 108 a. The photoelectric conversion film 114 generates a signal charge according to an amount of incident light. Thetransparent electrode 115 is an electrode for applying to the photoelectric conversion film 114 a predetermined voltage necessary for photoelectric conversion. Thesidewall layer 116 a covers lateral surfaces of the gate electrode of theamplification transistor 108 a. - It should be noted that a material of the
sidewall layer 116 a may be of, for example, a single layer structure formed of SiN or SiO2, a double layer structure formed of SiN and SiO2, or a structure having three or more layers. - Although the
element isolation region 102 is illustrated having a p+-type implantation isolation structure obtained by implanting p-type impurities at a high concentration, it may be an element isolation region formed by embedding an oxide film (shallow trench isolation) and can produce an equivalent effect. - Furthermore, although the
contact plug 107, theline 107 a, and thecontact plug 107 b contain polysilicon in the present embodiment, they may be formed of a semiconductor material containing an element other than a group IV element, such as Ge or GaAs. The impurity concentration of thecontact plug 107, theline 107 a, and thecontact plug 107 b may range from 1019/cm3 to 1021/cm3. - The photoelectric conversion film 114 generates an electric charge according to an amount of received light. The generated electric charge is stored in the
charge storage region 104 via thepixel electrode 113. The voltage to be applied to the gate electrode of theamplification transistor 108 a increases according to the signal charge stored in thecharge storage region 104. - The
amplification transistor 108 a amplifies the signal charge stored in thecharge storage region 104. A predetermined voltage is applied to the gate electrode of theselection transistor 108 c, so that a signal amplified by theamplification transistor 108 a is outputted to thecolumn signal line 141. - Also, a predetermined voltage is applied to the gate electrode of the
reset transistor 108 b after the signal is read out, so that thecharge storage region 104 is set to a reset voltage. - In the present embodiment, the
contact plug 107 is formed, and then the n-typeimpurity diffusion layer 105 is formed by annealing. This makes it possible to bring a contact resistance between thecontact plug 107 and thecharge storage region 104 to a level lower than that in the case of forming noimpurity diffusion layer 105. - It should be noted that the
impurity diffusion layer 105 is not necessarily formed as long as the contact resistance between thecontact plug 107 and thecharge storage region 104 falls within an allowable range. - As illustrated in
FIG. 2A , the p-type semiconductor layer 103 is formed so as to surround thecontact plug 107 in the plan view of the solid-state imaging device (seeFIG. 3 ) and to contact an upper portion of thecharge storage region 104. With this configuration, thecharge storage region 104 is of an embedded type, so that holes present in the p-type semiconductor layer 103 can reduce a leak current caused by electrons generated from the n-typecharge storage region 104, making it possible to suppress a noise generated in thecharge storage region 104. Incidentally, thesemiconductor layer 103 produces a larger effect of suppressing the leak current in keeping with an increase in the area covering thecharge storage region 104. However, when the high-concentrationimpurity diffusion layer 105 and a region of the high-concentration p-type semiconductor layer 103 contact each other, a resultant high electric field intensity tends to cause leaks. Thus, it is appropriate that they do not contact each other. - Incidentally, “in the plan view of the solid-state imaging device” in the present specification refers to a state in which the solid-state imaging device is seen from a direction normal to a light-receiving surface of the
photoelectric conversion unit 111 as illustrated later inFIG. 3 , namely, a state in which the solid-state imaging device is seen from above. - In the present embodiment, since the gate electrode of the
amplification transistor 108 a and thecontact plug 107 can be electrically connected via theline 107 a, no line for connecting the gate electrode of theamplification transistor 108 a and thecharge storage region 104 need be disposed in a layer of aline 112 a (a metal wiring layer). Accordingly, there is no restriction imposed by a layout rule, so that lines need not be layered, making it possible to suppress an increase in the number of wiring layers. Thus, this configuration is also advantageous for achieving a finer design. - Also, as illustrated in
FIG. 2A , a height h1 of a connection surface between theline 107 a and thecontact plug 107 from an upper surface of thesemiconductor substrate 101 is greater than a height h2 of a bottom surface of the gate electrode of theamplification transistor 108 a from the upper surface of thesemiconductor substrate 101. With this configuration, a parasitic capacitance between thesemiconductor substrate 101 and theline 107 a can be reduced. Even when the charge generated according to the amount of light received in the photoelectric conversion film 114 varies the voltage of theline 107 a, a conversion gain of theamplification transistor 108 a varies, making it possible to prevent a charge output of thecharge storage region 104 from containing a noise. - Also, as illustrated in
FIG. 2A , the height h1 of the connection surface between theline 107 a and thecontact plug 107 from the upper surface of thesemiconductor substrate 101 is less than a height h3 of an upper surface of the gate electrode of theamplification transistor 108 a from the upper surface of thesemiconductor substrate 101. With this configuration, since the distance between thecharge storage region 104 and theline 107 a is small, it is possible to enhance a light-shielding property against light that is not completely absorbed by and pass through the photoelectric conversion film 114, so that light entering thecharge storage region 104 can be blocked effectively. Since the light entering thecharge storage region 104 may cause a noise in thecharge storage region 104, the above configuration is effective for reducing the noise. - Furthermore, as illustrated in
FIG. 2A , theline 107 a covers a portion of theelement isolation region 102 adjacent to thecharge storage region 104 in the plan view of the solid-state imaging device (seeFIG. 3 ). With this configuration, since an area in which theline 107 a shields thecharge storage region 104 from light increases, the light-shielding property can be enhanced, making it possible to suppress the generation of a noise charge in thecharge storage region 104 owing to the incident light. - Moreover, as illustrated in
FIG. 2B , the gate electrode of theamplification transistor 108 a and theline 107 a may be formed in such a manner as to contact each other via nocontact plug 107 b. With such a configuration, it becomes possible to not only produce the effect obtained with the configuration illustrated inFIG. 2A but also reduce the thickness of the insulatinglayer 109 a. Additionally, unlike the case in which the gate electrode of theamplification transistor 108 a and theline 107 a contact each other via thecontact plug 107 b, the area in which they contact each other can be increased, making it possible to reduce the contact resistance. -
FIG. 3 illustrates an example of a plan view showing a pixel of the solid-state imaging device according to an embodiment. This figure is a plan view illustrating a configuration including thecharge storage region 104, theamplification transistor 108 a, thereset transistor 108 b and theselection transistor 108 c included in thepixel 11 of the solid-state imaging device according to the present embodiment. Incidentally,FIG. 2A is a sectional view taken along a line X-X′ inFIG. 3 . - As illustrated in
FIG. 3 , lateral surfaces of thereset transistor 108 b are covered with thesidewall layer 116 b. Thesidewall layer 116 b of the gate electrode of thereset transistor 108 b is disposed so as not to overlap thecontact plug 107 in the plan view of the solid-state imaging device. If thesidewall layer 116 b of the gate electrode of thereset transistor 108 b overlaps thecontact plug 107 in the plan view of the solid-state imaging device, the area of the bottom surface of thecontact plug 107 varies among pixels or decreases, so that the noise in thecharge storage region 104 increases. On the other hand, with this configuration, the area of the bottom surface of thecontact plug 107 can be secured, making it possible to suppress an increase in the contact resistance. Consequently, an increase in the noise in thecharge storage region 104 can be suppressed. - Furthermore, the gate oxide film for the
amplification transistor 108 a, the gate oxide film for thereset transistor 108 b, and the gate oxide film for theselection transistor 108 c may have the same thickness in a single pixel illustrated inFIG. 3 . With this configuration, it is possible to simplify a process of forming the gate oxide films. It should be noted that “the same” referred to herein means “substantially the same,” namely, includes a manufacturing error. -
FIG. 4 is a graph showing a relative value of a noise with respect to a variation of a contact resistance according to an embodiment. In this figure, a horizontal axis indicates the contact resistance between thecharge storage region 104 and thecontact plug 107, and a vertical axis indicates the relative value of the noise. When the value of the contact resistance increases by two orders of magnitude, the noise also increases by an order of magnitude. In the present embodiment, since the contact resistance can be reduced, it is possible to suppress the noise generated in thecharge storage region 104. - Also, the
charge storage region 104 and thecontact plug 107 are of the same conductivity type, and the impurity concentration of thecontact plug 107 is higher than that of thecharge storage region 104. With this configuration, it is possible to reduce a potential barrier present between thecharge storage region 104 and thecontact plug 107. Thus, the contact resistance between thecharge storage region 104 and thecontact plug 107 can be reduced further. Moreover, even with the reduced impurity concentration of thecharge storage region 104, the contact resistance can be reduced. Accordingly, it is possible to achieve an effect of reducing a leak current owing to the concentration reduction in thecharge storage region 104, so that the noise in thecharge storage region 104 can be suppressed. - The impurity concentration of the
charge storage region 104 is typically from 1016/cm3 to 1018/cm3. The impurity concentration of theimpurity diffusion layer 105 is typically from 1018/cm3 to 1020/cm3. The impurity concentration of thecontact plug 107 is typically from 1019/cm3 to 1021/cm3. -
FIGS. 5A to 5E are schematic views illustrating steps of forming the contact plug according to an embodiment.FIGS. 5A to 5E illustrate an example of the steps of forming thecontact plug 107, theline 107 a and thecontact plug 107 b illustrated inFIG. 2A . - First, as illustrated in
FIG. 5A , a portion of the insulatinglayer 109 a is deposited above theamplification transistor 108 a and thegate oxide film 150 by sputtering or a CVD method. - Thereafter, as illustrated in
FIG. 5B , acontact hole 107 c is formed in a portion of the insulatinglayer 109 a where thecontact plug 107 is to be formed, and acontact hole 107 e is formed in a portion of the insulatinglayer 109 a where thecontact plug 107 b is to be formed. - Subsequently, as illustrated in
FIG. 5C , polysilicon having impurities at a high concentration is deposited by a CVD method or sputtering. Incidentally, at this time, upper sections of the portions where the contact holes 107 c and 107 e were present have a cross-section that is slightly dented. - Thereafter, as illustrated in
FIG. 5D , the polysilicon is removed by etching while leaving only a necessary region by lithography. In some cases, a gap formed when depositing the polysilicon is present in a central portion of thecontact plug 107. Incidentally, in the configuration illustrated inFIG. 2B , thecontact plug 107 b is not formed at this stage, and theline 107 a is formed in such a manner as to contact the gate electrode of theamplification transistor 108 a. - Next, as illustrated in
FIG. 5E , thecontact hole 110 e is formed. On the upper surface of theline 107 a, the contact plug 110 a electrically connecting to theline 107 a is not disposed directly above thecontact plug 107. Thecontact plug 110 a is formed of a metallic material such as W, Cu or Al. - When the gap is formed in the central portions of the
contact plug 107 and thecontact plug 107 b in the process ofFIG. 5D , if the contact plug 110 a was disposed directly above thecontact plug 107 or thecontact plug 107 b, a damage caused by dry etching at the time of forming thecontact hole 110 e would be introduced to thecharge storage region 104 through the gap formed in the central portions of the plugs. In order to avoid a noise owing to this damage caused by dry etching, it is appropriate that the contact plug 110 a should not be disposed directly above thecontact plug 107 or thecontact plug 107 b. - (Imaging Apparatus Utilizing the Present Embodiment)
- The following is a description of an imaging apparatus (a camera) including the solid-state imaging device described in the embodiment described above.
-
FIG. 6 is a block diagram illustrating an overall configuration of the imaging apparatus including the solid-state imaging device according to an embodiment. Animaging apparatus 200 according to the present embodiment includes alens 201, a solid-state imaging device 206, asignal processing circuit 207, and anoutput interface 209. - The solid-
state imaging device 206 is any of the solid-state imaging devices described in the above embodiment. Also, the above-mentioned plurality ofpixels 11 are disposed in a matrix in apixel array 202. Arow selection circuit 203 and acolumn selection circuit 204 correspond to thevertical scanning unit 13 and thehorizontal scanning unit 15 illustrated inFIG. 1 . - The
lens 201 forms an image of a subject on thepixel array 202. Signals obtained in thepixel array 202 are sequentially transferred through therow selection circuit 203, thecolumn selection circuit 204, and a read-out circuit 205 to thesignal processing circuit 207. Thesignal processing circuit 207 performs signal processing on the received signal, and outputs the image signal that has been subjected to the signal processing to theoutput interface 209 including a display and a memory. - The use of the solid-state imaging device according to the present embodiment makes it possible to provide a low-cost camera that involves less noise and achieves a high image quality.
- Although the above description has been directed to the solid-state imaging device and the imaging apparatus according to an embodiment, the present disclosure is not limited to this embodiment.
- For example, the p-
type semiconductor substrate 101 in the above description may be replaced with a p-type well formed in thesemiconductor substrate 101. - Furthermore, the solid-state imaging device according to the embodiment described above is typically implemented as an LSI, which is an integrated circuit. Such a solid-state imaging device may be individually made into a single chip or may be partially or entirely made into a single chip.
- Furthermore, ways to achieve circuit integration are not limited to the LSI, and a dedicated circuit or a general purpose processor can also achieve the integration. It may also be possible to utilize a field programmable gate array (FPGA) that can be programmed after the LSI production or a reconfigurable processor that can reconfigure the connection and settings of a circuit cell inside the LSI.
- Moreover, in the sectional views illustrated above, a corner and a side of each structural component have been indicated linearly. However, the present disclosure also includes a corner and a side that are rounded due to manufacturing reasons.
- Also, functions of the solid-state imaging device, the imaging apparatus, and variations thereof according to the embodiment described above may be at least partially combined.
- Moreover, all of the numerals used above are examples for specifically describing the present disclosure, and the present disclosure is by no means limited to these numerals. The n-type and p-type of the
contact plug 107, the impurity region of thecharge storage region 104, etc. are mere examples for specifically describing the present disclosure, and can be reversed to obtain an equivalent result. Also, all of the above-noted materials of the individual structural components are mere examples for specifically describing the present disclosure, and by no means limit the present disclosure. The connections between the structural components are mere examples for specifically describing the present disclosure, and by no means limit the connections achieving the function of the present disclosure. - Further, how the functional blocks are divided in the block diagram is merely exemplary. It may also be possible to realize a plurality of functional blocks as one functional block, divide one functional block into plural functional blocks, or transfer part of the function to another functional block. In addition, single hardware or software may process the functions of plural functional blocks having similar functions in parallel or by time division.
- Although the above description has been directed to an example of using the MOS transistor, other transistors may also be used.
- Furthermore, the present disclosure also includes many variations of the embodiment described above within the range conceivable by a person skilled in the art without departing from the purport of the present disclosure.
- Although only exemplary embodiment has been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the exemplary embodiment without materially departing from the novel teachings and advantages of the present disclosure. Accordingly, all such modifications are intended to be included within the scope of the present disclosure.
- The present disclosure is applicable to a solid-state imaging device. The present disclosure is also applicable to an imaging apparatus such as a digital still camera, a digital video camera, a cellular phone camera, or a surveillance camera including a solid-state imaging device.
Claims (19)
1. A solid-state imaging device comprising:
a semiconductor substrate;
a photoelectric converter performing photoelectric conversion of light into charges; and
pixels arranged in matrix, each pixel comprising:
a charge storage region, in the semiconductor substrate, being electrically connected to the photoelectric converter and storing the charges;
an amplification transistor amplifying the charges stored in the charge storage region;
a first plug electrically connected to the charge storage region and comprising a first semiconductor material having semiconducting properties;
a line including a first part and a second part connected to the first part, the first part having a first surface having a first dent, and
a second surface that is opposite to the first surface and that is electrically connected to the first plug, the line comprising a second semiconductor material having semiconducting properties; and
a second plug electrically connected to the second part of the line and the photoelectric converter, the second plug comprising a metal having metallic properties, wherein
the first plug and a gate electrode of the amplification transistor are electrically connected via the line.
2. The solid-state imaging device according to claim 1 , further comprising:
a third plug electrically connected to the gate electrode of the amplification transistor, wherein
the line further includes a third part connected to the second part, the third part having a third surface having a second dent, and fourth surface that is opposite to the third surface and that is electrically connected to the third plug.
3. The solid-state imaging device according to claim 1 , further comprising an element isolation region adjacent to the charge storage region, wherein
the line covers a first portion of the charge storage region and a second portion of the element isolation region in a plan view of the solid-state imaging device.
4. The solid-state imaging device according to claim 1 , wherein a height of a connection surface between the line and the first plug from an upper surface of the semiconductor substrate is less than a height of an upper surface of the gate electrode of the amplification transistor from the upper surface of the semiconductor substrate.
5. The solid-state imaging device according to claim 1 , wherein the first semiconductor material and the second semiconductor material include polysilicon.
6. The solid-state imaging device according to claim 5 , wherein the polysilicon has an impurity concentration ranging from 1019/cm3 to 1021/cm3.
7. The solid-state imaging device according to claim 1 , wherein the first semiconductor material and the second semiconductor material are the same as each other.
8. The solid-state imaging device according to claim 1 , wherein each pixel further comprises:
a reset transistor resetting the charge storage region; and
a sidewall layer that covers a lateral surface of a gate electrode of the reset transistor, wherein
the sidewall layer is disposed without overlapping the first plug in the plan view of the solid-state imaging device.
9. The solid-state imaging device according to claim 1 , wherein
the photoelectric converter comprises a pixel electrode in each of the pixels and a photoelectric conversion film above the pixel electrode, and
the charge storage region is electrically connected to the pixel electrode.
10. A solid-state imaging device comprising:
a semiconductor substrate;
a photoelectric converter performing photoelectric conversion of light into charges; and
pixels arranged in matrix, each pixel comprising:
a charge storage region, in the semiconductor substrate, being electrically connected to the photoelectric converter and storing the charges;
an amplification transistor amplifying the charges stored in the charge storage region;
a connection layer, comprising a semiconductor material having semiconducting properties, for electrically connecting the charge storage region and a gate electrode of the amplification transistor, the connection layer comprising:
a first part and a second part connected to the first part, wherein the first part has a first surface including a first dent, and a second surface opposite to the first surface and having a third part electrically connected to the charge storage region, and the first dent is formed right above the third part; and
a plug electrically connected between the second part and the photoelectric converter, the plug comprising a metal having metallic properties.
11. The solid-state imaging device according to claim 10 , wherein the connection layer further comprises a fourth part connected to the second part, the fourth part having a third surface including a second dent, and fourth surface opposite to the third surface and having a fifth part electrically connected to the gate electrode of the amplification transistor, the second dent being formed right above the fifth part.
12. The solid-state imaging device according to claim 10 , further comprising an element isolation region adjacent to the charge storage region, wherein
the connection layer covers a first portion of the charge storage region and a second portion of the element isolation region in a plan view of the solid-state imaging device.
13. The solid-state imaging device according to claim 10 , wherein a height of a connection surface between the second surface and the first plug from an upper surface of the semiconductor substrate is less than a height of an upper surface of the gate electrode of the amplification transistor from the upper surface of the semiconductor substrate.
14. The solid-state imaging device according to claim 10 , wherein the semiconductor material includes polysilicon.
15. The solid-state imaging device according to claim 14 , wherein the polysilicon has an impurity concentration ranging from 1019/cm3 to 1021/cm3.
16. The solid-state imaging device according to claim 10 , wherein each pixel further comprises:
a reset transistor resetting the charge storage region; and
a sidewall layer that covers a lateral surface of a gate electrode of the reset transistor, wherein
the sidewall layer is disposed without overlapping the first plug in the plan view of the solid-state imaging device.
17. The solid-state imaging device according to claim 10 , wherein
the photoelectric converter comprises a pixel electrode in each of the pixels and a photoelectric conversion film above the pixel electrode, and
the charge storage region is electrically connected to the pixel electrode through the connection layer and the second plug.
18. The solid-state imaging device according to claim 10 , wherein the first part, the second part, and the third part are one piece as the connection layer.
19. The solid-state imaging device according to claim 11 , wherein the first part, the second part, the third part, the forth part, and the fifth part are one piece as the connection layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/909,413 US20180190706A1 (en) | 2012-06-27 | 2018-03-01 | Solid-state imaging device |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012144764 | 2012-06-27 | ||
JP2012-144764 | 2012-06-27 | ||
PCT/JP2013/001601 WO2014002332A1 (en) | 2012-06-27 | 2013-03-12 | Solid-state imaging device |
US14/572,046 US9627431B2 (en) | 2012-06-27 | 2014-12-16 | Solid-state imaging device |
US15/441,568 US9935149B2 (en) | 2012-06-27 | 2017-02-24 | Solid-state imaging device |
US15/909,413 US20180190706A1 (en) | 2012-06-27 | 2018-03-01 | Solid-state imaging device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/441,568 Continuation US9935149B2 (en) | 2012-06-27 | 2017-02-24 | Solid-state imaging device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20180190706A1 true US20180190706A1 (en) | 2018-07-05 |
Family
ID=49782541
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/572,046 Active US9627431B2 (en) | 2012-06-27 | 2014-12-16 | Solid-state imaging device |
US15/441,568 Active US9935149B2 (en) | 2012-06-27 | 2017-02-24 | Solid-state imaging device |
US15/909,413 Abandoned US20180190706A1 (en) | 2012-06-27 | 2018-03-01 | Solid-state imaging device |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/572,046 Active US9627431B2 (en) | 2012-06-27 | 2014-12-16 | Solid-state imaging device |
US15/441,568 Active US9935149B2 (en) | 2012-06-27 | 2017-02-24 | Solid-state imaging device |
Country Status (4)
Country | Link |
---|---|
US (3) | US9627431B2 (en) |
JP (1) | JP6128494B2 (en) |
CN (1) | CN104380467B (en) |
WO (1) | WO2014002332A1 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014002365A1 (en) * | 2012-06-26 | 2014-01-03 | パナソニック株式会社 | Solid-state image pickup apparatus and method for manufacturing same |
WO2014002332A1 (en) * | 2012-06-27 | 2014-01-03 | パナソニック株式会社 | Solid-state imaging device |
JP6389685B2 (en) | 2014-07-30 | 2018-09-12 | キヤノン株式会社 | Imaging apparatus and imaging system |
KR102536429B1 (en) * | 2015-03-09 | 2023-05-25 | 소니 세미컨덕터 솔루션즈 가부시키가이샤 | Imaging device, method for manufacturing the same, and electronic device |
JP7171170B2 (en) * | 2017-06-29 | 2022-11-15 | キヤノン株式会社 | IMAGING DEVICE, IMAGING SYSTEM, MOVING OBJECT, METHOD FOR MANUFACTURING IMAGING DEVICE |
CN109300923B (en) * | 2017-07-25 | 2023-11-17 | 松下知识产权经营株式会社 | Image pickup apparatus |
CN109671730A (en) | 2017-10-16 | 2019-04-23 | 松下知识产权经营株式会社 | Photographic device |
CN109920808A (en) * | 2017-12-13 | 2019-06-21 | 松下知识产权经营株式会社 | Photographic device |
CN111048536A (en) | 2018-10-15 | 2020-04-21 | 松下知识产权经营株式会社 | Image pickup apparatus |
WO2020217783A1 (en) * | 2019-04-25 | 2020-10-29 | パナソニックIpマネジメント株式会社 | Imaging device |
JP2021035015A (en) * | 2019-08-29 | 2021-03-01 | 株式会社東芝 | Solid state image pickup device |
JP2021111692A (en) * | 2020-01-10 | 2021-08-02 | パナソニックIpマネジメント株式会社 | Imaging apparatus and manufacturing method of imaging apparatus |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020008800A1 (en) * | 2000-07-21 | 2002-01-24 | Katsumi Matsumoto | Reflective type liquid crystal display device |
US6407440B1 (en) * | 2000-02-25 | 2002-06-18 | Micron Technology Inc. | Pixel cell with high storage capacitance for a CMOS imager |
US20050104835A1 (en) * | 2003-11-19 | 2005-05-19 | Toshiki Misonou | Method for driving a liquid crystal display device |
US20050205905A1 (en) * | 1998-12-08 | 2005-09-22 | Rhodes Howard E | Method for forming a low leakage contact in a CMOS imager |
US20060215083A1 (en) * | 2005-03-25 | 2006-09-28 | Hitachi Displays, Ltd. | Liquid crystal display device and projector |
US20070001148A1 (en) * | 2005-07-01 | 2007-01-04 | Shigeo Adachi | Liquid crystal display device |
US20080157143A1 (en) * | 2006-12-29 | 2008-07-03 | Dongbu Hitek Co., Ltd. | Cmos image sensor and method of manufacturing thereof |
US20090090841A1 (en) * | 2005-07-22 | 2009-04-09 | Nikon Corporation | Image sensor, focus detecting device, and imaging system |
US20110096215A1 (en) * | 2009-10-22 | 2011-04-28 | Choi Sang-Jun | Image Sensors and Methods of Manufacturing Image Sensors |
US20110291220A1 (en) * | 2010-05-25 | 2011-12-01 | Kabushiki Kaisha Toshiba | Solid-state imaging device |
WO2012005014A1 (en) * | 2010-07-09 | 2012-01-12 | パナソニック株式会社 | Solid-state imaging device |
US20130292548A1 (en) * | 2012-05-03 | 2013-11-07 | Aptina Imaging Corporation | Image sensors with photoelectric films |
US20130314574A1 (en) * | 2011-02-04 | 2013-11-28 | Panasonic Corporation | Solid-state imaging device and method of driving the same |
US20150090998A1 (en) * | 2012-06-26 | 2015-04-02 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device and method of manufacturing the device |
US20150123180A1 (en) * | 2012-06-26 | 2015-05-07 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device and method of manufacturing the device |
US20160079297A1 (en) * | 2014-09-12 | 2016-03-17 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device |
US9627431B2 (en) * | 2012-06-27 | 2017-04-18 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device |
US20170264840A1 (en) * | 2016-03-14 | 2017-09-14 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device |
US9876046B2 (en) * | 2015-04-02 | 2018-01-23 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device comprising multilayer wiring structure and capacitance element capable of having relatively larger capacitance value |
US9881967B2 (en) * | 2016-02-25 | 2018-01-30 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device |
US9917119B2 (en) * | 2014-12-26 | 2018-03-13 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device including unit pixel cell which includes capacitor circuit and feedback circuit |
US10212372B2 (en) * | 2014-12-26 | 2019-02-19 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device including signal line and unit pixel cell including charge storage region |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000083198A (en) * | 1998-09-04 | 2000-03-21 | Honda Motor Co Ltd | Optical sensor circuit and image sensor using the same |
US6313901B1 (en) * | 1999-09-01 | 2001-11-06 | National Semiconductor Corporation | Liquid crystal display fabrication process using a final rapid thermal anneal |
JP3811644B2 (en) * | 2001-12-12 | 2006-08-23 | 株式会社日立製作所 | Liquid crystal display |
JP4304927B2 (en) * | 2002-07-16 | 2009-07-29 | ソニー株式会社 | Solid-state imaging device and manufacturing method thereof |
JP3794637B2 (en) * | 2003-03-07 | 2006-07-05 | 松下電器産業株式会社 | Solid-state imaging device |
US7115855B2 (en) * | 2003-09-05 | 2006-10-03 | Micron Technology, Inc. | Image sensor having pinned floating diffusion diode |
JP4703163B2 (en) * | 2004-10-19 | 2011-06-15 | 株式会社東芝 | Solid-state imaging device |
JP4572130B2 (en) * | 2005-03-09 | 2010-10-27 | 富士フイルム株式会社 | Solid-state image sensor |
US7488660B2 (en) * | 2006-02-21 | 2009-02-10 | International Business Machines Corporation | Extended raised source/drain structure for enhanced contact area and method for forming extended raised source/drain structure |
JP4876235B2 (en) * | 2006-03-17 | 2012-02-15 | 株式会社Jvcケンウッド | Solid-state imaging device and manufacturing method thereof |
JP2008098541A (en) * | 2006-10-16 | 2008-04-24 | Matsushita Electric Ind Co Ltd | Solid-state image sensing device and manufacturing method |
JP2008227357A (en) * | 2007-03-15 | 2008-09-25 | Sony Corp | Solid image pickup device and method for manufacturing the same |
JP5347283B2 (en) | 2008-03-05 | 2013-11-20 | ソニー株式会社 | Solid-state imaging device and manufacturing method thereof |
US7863143B2 (en) * | 2008-05-01 | 2011-01-04 | International Business Machines Corporation | High performance schottky-barrier-source asymmetric MOSFETs |
JP2010040650A (en) * | 2008-08-01 | 2010-02-18 | Fujitsu Microelectronics Ltd | Solid state imaging apparatus |
JP5267867B2 (en) * | 2009-03-06 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | Imaging device |
JP4444371B1 (en) | 2009-09-01 | 2010-03-31 | 富士フイルム株式会社 | Imaging device and imaging apparatus |
JPWO2011058684A1 (en) * | 2009-11-12 | 2013-03-28 | パナソニック株式会社 | Solid-state imaging device |
JP5509846B2 (en) * | 2009-12-28 | 2014-06-04 | ソニー株式会社 | SOLID-STATE IMAGING DEVICE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE |
JP5533046B2 (en) * | 2010-03-05 | 2014-06-25 | ソニー株式会社 | Solid-state imaging device, method for manufacturing solid-state imaging device, driving method for solid-state imaging device, and electronic apparatus |
JP5470181B2 (en) | 2010-07-09 | 2014-04-16 | パナソニック株式会社 | Solid-state imaging device |
JP2012060076A (en) * | 2010-09-13 | 2012-03-22 | Panasonic Corp | Solid state image pickup device and manufacturing method therefor |
JP5971565B2 (en) * | 2011-06-22 | 2016-08-17 | パナソニックIpマネジメント株式会社 | Solid-state imaging device |
CN103620783B (en) * | 2011-06-23 | 2016-08-17 | 松下电器产业株式会社 | Solid camera head |
WO2013076924A1 (en) * | 2011-11-22 | 2013-05-30 | パナソニック株式会社 | Solid-state image pickup device |
US9263272B2 (en) * | 2012-04-24 | 2016-02-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate electrodes with notches and methods for forming the same |
US9040341B2 (en) * | 2012-06-04 | 2015-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image device and methods of forming the same |
JP6443667B2 (en) * | 2014-05-23 | 2018-12-26 | パナソニックIpマネジメント株式会社 | Imaging device |
-
2013
- 2013-03-12 WO PCT/JP2013/001601 patent/WO2014002332A1/en active Application Filing
- 2013-03-12 CN CN201380032847.1A patent/CN104380467B/en active Active
- 2013-03-12 JP JP2014522370A patent/JP6128494B2/en active Active
-
2014
- 2014-12-16 US US14/572,046 patent/US9627431B2/en active Active
-
2017
- 2017-02-24 US US15/441,568 patent/US9935149B2/en active Active
-
2018
- 2018-03-01 US US15/909,413 patent/US20180190706A1/en not_active Abandoned
Patent Citations (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050205905A1 (en) * | 1998-12-08 | 2005-09-22 | Rhodes Howard E | Method for forming a low leakage contact in a CMOS imager |
US6407440B1 (en) * | 2000-02-25 | 2002-06-18 | Micron Technology Inc. | Pixel cell with high storage capacitance for a CMOS imager |
US20020008800A1 (en) * | 2000-07-21 | 2002-01-24 | Katsumi Matsumoto | Reflective type liquid crystal display device |
US20050104835A1 (en) * | 2003-11-19 | 2005-05-19 | Toshiki Misonou | Method for driving a liquid crystal display device |
US20060215083A1 (en) * | 2005-03-25 | 2006-09-28 | Hitachi Displays, Ltd. | Liquid crystal display device and projector |
US20070001148A1 (en) * | 2005-07-01 | 2007-01-04 | Shigeo Adachi | Liquid crystal display device |
US20090090841A1 (en) * | 2005-07-22 | 2009-04-09 | Nikon Corporation | Image sensor, focus detecting device, and imaging system |
US20080157143A1 (en) * | 2006-12-29 | 2008-07-03 | Dongbu Hitek Co., Ltd. | Cmos image sensor and method of manufacturing thereof |
US20110096215A1 (en) * | 2009-10-22 | 2011-04-28 | Choi Sang-Jun | Image Sensors and Methods of Manufacturing Image Sensors |
US20110291220A1 (en) * | 2010-05-25 | 2011-12-01 | Kabushiki Kaisha Toshiba | Solid-state imaging device |
WO2012005014A1 (en) * | 2010-07-09 | 2012-01-12 | パナソニック株式会社 | Solid-state imaging device |
US20130113060A1 (en) * | 2010-07-09 | 2013-05-09 | Panasonic Corporation | Solid-state imaging device |
US20130314574A1 (en) * | 2011-02-04 | 2013-11-28 | Panasonic Corporation | Solid-state imaging device and method of driving the same |
US20130292548A1 (en) * | 2012-05-03 | 2013-11-07 | Aptina Imaging Corporation | Image sensors with photoelectric films |
US20150090998A1 (en) * | 2012-06-26 | 2015-04-02 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device and method of manufacturing the device |
US20150123180A1 (en) * | 2012-06-26 | 2015-05-07 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device and method of manufacturing the device |
US9627431B2 (en) * | 2012-06-27 | 2017-04-18 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device |
US9935149B2 (en) * | 2012-06-27 | 2018-04-03 | Panasonic Intellectual Property Management Co., Ltd. | Solid-state imaging device |
US20160079297A1 (en) * | 2014-09-12 | 2016-03-17 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device |
US9917119B2 (en) * | 2014-12-26 | 2018-03-13 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device including unit pixel cell which includes capacitor circuit and feedback circuit |
US10212372B2 (en) * | 2014-12-26 | 2019-02-19 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device including signal line and unit pixel cell including charge storage region |
US9876046B2 (en) * | 2015-04-02 | 2018-01-23 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device comprising multilayer wiring structure and capacitance element capable of having relatively larger capacitance value |
US9881967B2 (en) * | 2016-02-25 | 2018-01-30 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device |
US20170264840A1 (en) * | 2016-03-14 | 2017-09-14 | Panasonic Intellectual Property Management Co., Ltd. | Imaging device |
Also Published As
Publication number | Publication date |
---|---|
CN104380467A (en) | 2015-02-25 |
US20170170226A1 (en) | 2017-06-15 |
CN104380467B (en) | 2017-11-17 |
US20150137199A1 (en) | 2015-05-21 |
WO2014002332A1 (en) | 2014-01-03 |
US9627431B2 (en) | 2017-04-18 |
US9935149B2 (en) | 2018-04-03 |
JP6128494B2 (en) | 2017-05-17 |
JPWO2014002332A1 (en) | 2016-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9935149B2 (en) | Solid-state imaging device | |
US10879301B2 (en) | Solid-state imaging device | |
US11895419B2 (en) | Imaging device | |
US9036067B2 (en) | Solid-state imaging device including a shielding film over a floating diffusion region, fabrication method and electronic apparatus | |
US10586821B2 (en) | Image pickup device, method of manufacturing image pickup device, and electronic apparatus | |
JP6960600B2 (en) | Imaging device and its manufacturing method | |
JP2014011304A (en) | Solid-state imaging device | |
US9324757B2 (en) | Solid-state imaging device | |
JP7340787B2 (en) | Imaging device | |
KR102225297B1 (en) | Imaging element and imaging device | |
US20190081099A1 (en) | Imaging device | |
US8440954B2 (en) | Solid-state image pickup device with a wiring becoming a light receiving surface, method of manufacturing the same, and electronic apparatus | |
KR102067296B1 (en) | Solid-state imaging element and electronic device | |
JP2019165211A (en) | Imaging apparatus | |
US8686477B2 (en) | Ground contact structure for a low dark current CMOS pixel cell | |
JP6178975B2 (en) | Solid-state imaging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |