US20170263309A1 - 10-Transistor Non-Volatile Static Random-Access Memory Using A Single Non-Volatile Memory Element And Method Of Operation Thereof - Google Patents
10-Transistor Non-Volatile Static Random-Access Memory Using A Single Non-Volatile Memory Element And Method Of Operation Thereof Download PDFInfo
- Publication number
- US20170263309A1 US20170263309A1 US15/487,071 US201715487071A US2017263309A1 US 20170263309 A1 US20170263309 A1 US 20170263309A1 US 201715487071 A US201715487071 A US 201715487071A US 2017263309 A1 US2017263309 A1 US 2017263309A1
- Authority
- US
- United States
- Prior art keywords
- charge storage
- storage circuit
- transistor
- volatile charge
- volatile
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
- G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
- G11C14/0063—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell and the nonvolatile element is an EEPROM element, e.g. a floating gate or MNOS transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
- G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
- G11C11/419—Read-write [R-W] circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
Definitions
- This disclosure relates generally to semiconductor memories and more particularly to a Non-Volatile Random-Access Memory (nvRAM) including nvRAM cells having a reduced number of transistors and methods of operating the same.
- nvRAM Non-Volatile Random-Access Memory
- SRAM static random-access memory
- the word “static” indicates that the memory retains its contents as long as power remains applied.
- Random access means that locations in the memory can be written to or read from in any order, regardless of the memory location that was accessed last. SRAMs offer advantages including reliability and fast reading and writing of the stored data, however the data retained in the SRAM cell is volatile. Interruption of the power supply source causes loss of the data in the SRAM cell.
- a non-volatile SRAM includes an SRAM cell coupled with two or more nonvolatile memory transistors to store data written to the SRAM cell in the event of an interruption of power.
- the nonvolatile memory transistors may be implemented in different ways, for example using a Silicon Oxide Nitride Oxide Silicon (SONOS) transistor or a floating gate transistor in which a stored charge that modifies the transistor's voltage threshold.
- SONOS Silicon Oxide Nitride Oxide Silicon
- nvSRAM circuits are their limited density and relatively large memory cell size, typically including 12 or more transistors per nvSRAM cell and exceeding about 100 ⁇ m 2 in size, limiting memory density and operating speed.
- a memory including an array of nvRAM cells and method of operating the same are provided.
- Each nvRAM cell includes a volatile charge storage circuit, and a non-volatile charge storage circuit.
- the volatile charge storage circuit can include a cross-coupled static random access memory (SRAM) latch.
- the non-volatile charge storage circuit generally includes or consists of a solitary non-volatile memory (NVM) device, a first transistor coupled to the NVM device through which data is coupled to the volatile charge storage circuit, a second transistor coupled to the NVM device through which a compliment of the data is coupled to the volatile charge storage circuit and a third transistor through which the NVM device is coupled to a positive voltage supply line (VCCT).
- NVM solitary non-volatile memory
- the first transistor is coupled to a first node of the NVM device
- the second transistor is coupled to a second node of the NVM device
- the third transistor is coupled the first node and VCCT.
- Other embodiments are also disclosed.
- the third transistor of the non-volatile charge storage circuit is coupled between VCCT and a first node of the NVM device, and the first and second transistors are couple to a second node of the NVM device.
- the NVM device can include or consist of exactly one silicon-oxide-nitride-oxide-silicon (SONOS) transistor, or exactly one polysilicon floating gate transistor.
- SONOS silicon-oxide-nitride-oxide-silicon
- FIG. 1 is a schematic diagram of a Non-Volatile Random-Access Memory (nvRAM) cell according to an embodiment of the present disclosure
- FIG. 2 is a schematic diagram of a nvRAM cell according to another embodiment of the present disclosure.
- FIG. 3 is a flow chart illustrating an embodiment of a method for the STORE operation according to the present disclosure
- FIG. 4 is a timing diagram for describing a STORE operation associated with a nvRAM cell according to an embodiment of the present disclosure
- FIG. 5 is a portion of a Non-Volatile Random-Access Memory including a clamping circuit and an nvRAM cell according to an embodiment of the present disclosure
- FIG. 6 is a portion of a Non-Volatile Random-Access Memory including a clamping circuit and an nvRAM cell according to another embodiment of the present disclosure
- FIG. 7 is a flow chart illustrating an embodiment of a method for a RECALL operation according to the present disclosure.
- FIG. 8 is a block diagram of a semiconductor memory including microcontroller and an array of nvRAM cells according to an embodiment of the present disclosure.
- the present disclosure is directed generally to semiconductor memories and more particularly to a memory including a volatile charge storage circuit, and a non-volatile charge storage circuit including or consisting of a solitary non-volatile memory (NVM) device, and methods of operating the same to recall non-inverted data from the non-volatile charge storage circuit for every RECALL operation.
- a memory including a volatile charge storage circuit, and a non-volatile charge storage circuit including or consisting of a solitary non-volatile memory (NVM) device, and methods of operating the same to recall non-inverted data from the non-volatile charge storage circuit for every RECALL operation.
- NVM non-volatile memory
- the terms “over,” “under,” “between,” and “on” as used herein refer to a relative position of one layer with respect to other layers.
- one layer deposited or disposed over or under another layer may be directly in contact with the other layer or may have one or more intervening layers.
- one layer deposited or disposed between layers may be directly in contact with the layers or may have one or more intervening layers.
- a first layer “on” a second layer is in contact with that second layer.
- the relative position of one layer with respect to other layers is provided assuming operations deposit, modify and remove films relative to a starting substrate without consideration of the absolute orientation of the substrate.
- a first embodiment of a Non-Volatile Random-Access Memory (nvRAM) cell 100 including a volatile charge storage circuit 102 , and a non-volatile charge storage circuit 104 including or consisting of a solitary non-volatile memory (NVM) device 106 will now be described with reference to FIG. 1 .
- nvRAM Non-Volatile Random-Access Memory
- NVM solitary non-volatile memory
- FIG. 1 illustrates a single nvRAM cell 100 , but it should be appreciated that an nvRAM memory typically includes an array of a plurality of nvRAM cells that are integrated with other peripheral circuits described in greater detail below, onto a semiconductor chip to form the nvRAM memory. Additionally, an nvRAM cell 100 typically includes a number of transistors, capacitors, and resistors, not all of which are shown as being unnecessary for an explanation or understanding of the nvRAM cell of the present disclosure and its operation.
- the NVM device 106 can be implemented using exactly one Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) transistor, a floating-gate MOS field-effect transistor (FGMOS), or a ferroelectric random access memory (FeRAM) device.
- SONOS Silicon-Oxide-Nitride-Oxide-Silicon
- FGMOS floating-gate MOS field-effect transistor
- FeRAM ferroelectric random access memory
- the NVM device 106 can be programmed or erased by a control signal VSE coupled to a gate node of the NVM device.
- a SONOS transistor includes a gate stack formed over a substrate.
- the SONOS transistor further includes source/drain regions formed in a well in the substrate on either side of gate stack, which define a channel region underneath gate stack.
- Gate stack includes an oxide tunnel dielectric layer, one or more nitride or oxynitride charge-trapping layers, a top, blocking oxide layer and a poly-silicon (poly) or metal layer which serves as a control gate.
- V T threshold voltage
- an erased SONOS transistor has a zero data state with a relatively high erased threshold voltage (V TE ).
- a FGMOS transistor is similar in structure to the SONOS transistor described above, differing primarily in that a FGMOS transistor includes a poly-silicon (poly) floating gate, which is capacitively coupled to a control gate of the transistor, rather than a nitride or oxynitride charge-trapping layers. Similar to the SONOS transistor described above the FGMOS transistor can be erased by applying an appropriate bias between the control gate and a well terminal to inject a charge (holes) on to the floating gate, lowering the threshold voltage V T necessary to turn on the FGMOS transistor.
- FeRAM is a non-volatile random-access memory technology similar in construction to flash memory, such as DRAM, but uses a ferroelectric layer instead of a dielectric layer to achieve non-volatility. FeRAM is operated similar to flash memory. Erasing is accomplished by applying a field across the ferroelectric layer by charging the plates on either side of it, forcing the atoms inside into the “up” or “down” orientation (depending on the polarity of the charge), thereby storing a “1” or “0”. [Would FeRAM work or should I remove this paragraph?]
- the non-volatile charge storage circuit 104 generally includes, in addition to the NVM device 106 a first transistor or normal program transistor 108 through which a data true node (dt) in the volatile charge storage circuit 102 is coupled to a first node or terminal of the NVM device 106 , shown here as a data true node (dt 1 ) in the non-volatile charge storage circuit 104 .
- the normal program transistor 108 can be any suitable transistor, including a bipolar, field effect transistor (FET) or metal oxide semiconductor (MOSFET), and in the embodiment shown is a N-type FET controlled by a control signal (VNP) applied to a gate node or terminal of the normal program transistor to couple data true node (dt) in the volatile charge storage circuit 102 to the first node of the NVM device 106 , data true node (dt 1 ), to normal program the NVM device during a STORE operation.
- FET bipolar, field effect transistor
- MOSFET metal oxide semiconductor
- the non-volatile charge storage circuit 102 further includes a second transistor or recall transistor 110 through which a data complement node (dc) in the volatile charge storage circuit 102 is coupled to a second node or terminal of the NVM device 106 , shown here as a data complement node (dc 1 ) in the non-volatile charge storage circuit 104 .
- a data complement node (dc) in the volatile charge storage circuit 102 is coupled to a second node or terminal of the NVM device 106 , shown here as a data complement node (dc 1 ) in the non-volatile charge storage circuit 104 .
- the recall transistor 110 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple data complement node (dc) in the volatile charge storage circuit 102 to the second node of the NVM device 106 , data complement node (dc 1 ), to recall data from the NVM device to the volatile charge storage circuit during a RECALL operation.
- VRCL control signal
- the non-volatile charge storage circuit 104 further includes a third transistor or bulk program transistor 112 coupled between the first node of the NVM device 106 , data true node (dt 1 ) in the non-volatile charge storage circuit 104 , and a positive voltage supply line (VCCT) in the non-volatile charge storage circuit.
- the bulk program transistor 112 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple the first node of the NVM device 106 , data true node (dt 1 ), to VCCT during a bulk program operation.
- VRCL control signal
- the volatile charge storage circuit 102 generally includes a cross-coupled static random access memory (SRAM) latch that has two stable states and is capable, as long as power is being provided, of receiving a bit of data from an exterior environment, retaining the bit of data, and transmitting the bit of data back to the exterior environment. If power is removed from the volatile charge storage circuit 102 , the data will be lost.
- the volatile charge storage circuit 102 prevents loss of the bit of data by storing the bit of data in the non-volatile charge storage circuit 104 , and recalling the bit of data to the volatile charge storage circuit 102 when power is restored.
- the volatile charge storage circuit 102 generally includes a bitline transistor 114 , a bitline complement transistor 116 , a first cross coupled inverter formed by transistors 118 , 120 and the second cross coupled inverter formed by transistors 122 , 124 .
- the circuit In a standby state, the circuit is idle, the wordline (WL) is not asserted and so transistors 114 , 116 disconnect the volatile charge storage circuit 102 from the bitline true (BT) and bitline complement (BC).
- FIG. 2 is a schematic diagram of a nvRAM cell 200 according to another embodiment of the present disclosure.
- the nvRAM cell 200 includes a volatile charge storage circuit 202 , and a non-volatile charge storage circuit 204 including or consisting of a NVM device 206 .
- the NVM device 206 can be implemented using exactly SONOS transistor, exactly one FGMOS transistor, or exactly one FeRAM device.
- the NVM device 206 can be programmed or erased by a control signal VSE coupled to a gate node of the NVM device.
- the non-volatile charge storage circuit 204 generally includes, in addition to the NVM device 206 , a first transistor or normal program transistor 208 through which a data true node (dt) in the volatile charge storage circuit 202 is coupled to a first node or terminal of the NVM device, shown here as a data complement node (dc 1 ) in the non-volatile charge storage circuit 204 .
- a data true node (dt) in the volatile charge storage circuit 202 is coupled to a first node or terminal of the NVM device, shown here as a data complement node (dc 1 ) in the non-volatile charge storage circuit 204 .
- the normal program transistor 208 can be any suitable transistor, including a bipolar, FET or MOSFET, and in the embodiment shown is a N-type FET controlled by a control signal (VNP) applied to a gate node or terminal of the normal program transistor to couple data true node (dt) in the volatile charge storage circuit 202 to the first node of the NVM device 206 , data complement node (dc 1 ), to normal program the NVM device during a STORE operation.
- VNP control signal
- the non-volatile charge storage circuit 202 further includes a second transistor or recall transistor 210 through which a data complement node (dc) in the volatile charge storage circuit 202 is coupled to the first node or terminal of the NVM device 206 , shown here as a data complement node (dc 1 ), in the non-volatile charge storage circuit 204 .
- a data complement node (dc) in the volatile charge storage circuit 202 is coupled to the first node or terminal of the NVM device 206 , shown here as a data complement node (dc 1 ), in the non-volatile charge storage circuit 204 .
- the recall transistor 210 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple data complement node (dc) in the volatile charge storage circuit 202 to the first node of the NVM device 206 , data complement node (dc 1 ), to recall data from the NVM device to the volatile charge storage circuit 202 during a RECALL operation.
- VRCL control signal
- the non-volatile charge storage circuit 204 further includes a third transistor or bulk program transistor 212 coupled between a second node of the NVM device 206 , data true node (dt 1 ) in the non-volatile charge storage circuit 204 , and a positive voltage supply line (VCCT) in the non-volatile charge storage circuit.
- the bulk program transistor 212 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple the second node of the NVM device 206 , data true node (dt 1 ), to VCCT during a bulk program operation.
- VRCL control signal
- the volatile charge storage circuit 202 generally includes a cross-coupled SRAM latch that has two stable states and is capable, as long as power is being provided, of receiving a bit of data from an exterior environment, retaining the bit of data, and transmitting the bit of data back to the exterior environment.
- the volatile charge storage circuit 202 generally includes a bitline transistor 214 , a bitline complement transistor 216 , a first cross coupled inverter formed by transistors 218 , 220 and the second cross coupled inverter formed by transistors 222 , 224 .
- the circuit In a standby state, the circuit is idle, the wordline (WL) is not asserted and so transistors 214 , 216 disconnect the volatile charge storage circuit 202 from the bitline true (BT) and bitline complement (BC).
- FIG. 3 is a flow chart illustrating an embodiment of a method for the STORE operation according to the present disclosure.
- FIG. 4 is a timing diagram for a STORE operation associated with an nvRAM cell according to the embodiment of FIG. 1 or FIG. 2 .
- the STORE operation has three phases beginning with a bulk program (BP) of every nvRAM cell 100 / 200 in an array or selected row in the array ( 302 ). This can be accomplished by setting a control signal VSE 402 coupled to the gate node of the NVM device 106 / 206 to a positive high voltage and turning ON bulk program transistor 112 / 212 with a control signal VBP 404 while for a first predetermined period.
- BP bulk program
- the positive high voltage applied to the gate node of the NVM device 106 / 206 can be from about ______ to about ______, and in the embodiment shown is about 9.75 V, which is applied for a duration of about ______ to about ______ milliseconds (ms) or about 1 ms to bulk program (BP) the NVM device.
- Bulk program transistor 112 / 212 is turned ON by setting control signal VBP 404 to ______ (VHSPS).
- VHSPS control signal
- FIG. 4 there is a brief delay 406 of from about ______ to about ______ ⁇ s while the control signal VSE 402 coupled to the gate node of the NVM device precharges to VHSPS before rising to the full positive high voltage of about 9.75 V in the embodiment shown.
- every nvRAM cell 100 / 200 in the array or selected row in the array is bulk erased to set the NVM device 106 / 206 to an erased state ( 304 ).
- the negative high voltage applied to the gate node of the NVM device 106 / 206 can be from about ______ to about ______, and in the embodiment shown is about ⁇ 10.5 V, which is applied for a duration of about ______ to about ______ milliseconds (ms) or about 3 ms to bulk erase (EP) the NVM device.
- nvRAM cell(s) 100 / 200 in the array or selected row in the array are programmed in a normal program phase during which VSE is set to series of positive high voltages to STORE data from the data true node (dt) in the volatile charge storage circuit 102 / 202 to the non-volatile charge storage circuit 104 / 204 ( 306 ).
- the normal program phase begins with setting the positive voltage supply line (VCCT 408 ) to a positive voltage while of turning OFF Bulk program transistor 112 / 212 by removing VHSPS from control signal VBP 404 , and setting the control signal VSE 402 to a series of program pulses 410 .
- the NVM device(s) 106 / 206 is then programmed by setting control signal VNP 412 coupled to the gate node of the normal program transistor 108 / 208 to a positive voltage.
- the positive voltage applied to the gate node of the normal program transistor 108 / 208 is the substantially equal to the positive voltage applied to the positive voltage supply line (VCCT 408 ), a positive inhibit voltage (VCCI) of about 1.8V in the embodiment shown.
- the series of program pulses 410 applied to the gate node of the NVM device 106 / 206 can have a peak voltage from about ______ to about ______, and in the embodiment shown is about 9.75 V, the same as for VSE 402 in the bulk program (BP) phase.
- the series of program pulses can include from 2 to about ______ individual program pulses, each having a pulse width and time period between pulses of from about ______ to about ______ milliseconds (ms). It is note that the pulse width and duration of time between the program pulses need not be the same.
- the series of program pulses includes three substantially equal program pulses 410 , each having a substantially equal pulse width and duration of time between the program pulses of about 0.2 ms. Again, as shown in FIG.
- Dynamic Write Inhibit is a method of selectively inhibiting the programming (STORING data to NVM devices) of non-selected nvRAM cells by applying a negative DWI voltage of from about ______ to about ______ to the complement bitlines (BC) of the nvRAM cells.
- a negative DWI voltage of from about ______ to about ______ to the complement bitlines (BC) of the nvRAM cells.
- this voltage is applied to the complement bitlines (BC) of a selected nvRAM cells it can result in ______ due to gate induced drain leakage (GIDL) through the recall transistor 110 / 210 .
- GIDL gate induced drain leakage
- the control signal RCL 416 coupled to the gate node of the recall transistor remains at 0V throughout the STORE operation to isolate the non-volatile charge storage circuit 104 / 204 of the nvRAM cell 100 / 200 from the data complement node (dc) in the volatile charge storage circuit 102 / 202 .
- a RECALL operation for transferring or recalling data from the non-volatile charge storage circuit of an nvRAM cell according to the embodiment of FIG. 1 or FIG. 2 to the volatile charge storage circuit will now be described with reference to FIGS. 5 through 7 .
- FIG. 5 is a portion of a Non-Volatile Random-Access Memory (nvRAM 500 ) including the nvRAM cell 100 of FIG. 1 , a clamping circuit 502 , and a negative supply voltage (VSS) transistor 504 .
- the clamping circuit 502 includes a first P-type transistor 506 through which the positive voltage supply line (VCCI) in the volatile charge storage circuit *** is coupled to a supply voltage (VPWR), and an N-type transistor 508 through which VCCI is coupled to VSSI.
- VCCI positive voltage supply line
- VPWR supply voltage
- the VSS transistor 504 is coupled between negative voltage supply line (VSSI) in the volatile charge storage circuit *** and ground to ground the VSSI during a RECALL operation, limiting the current through the volatile charge storage circuit 102 / 202 .
- the nvRAM 500 further includes a first VCC transistor 510 through which the positive voltage supply line (VCCT) in the non-volatile charge storage circuit *** can be coupled to VPWR, and a second VCC transistor 512 through which VCCT can be coupled to ground.
- FIG. 6 is a portion of an nvRAM 600 according to another embodiment of the present disclosure including the nvRAM cell 200 of FIG. 2 , a clamping circuit 602 , and a negative supply voltage (VSS) transistor 604 .
- the clamping circuit 602 includes a first P-type transistor 606 through which VCCI in the volatile charge storage circuit *** is coupled to VPWR, and an N-type transistor 608 through which VCCI is coupled to VSSI.
- the VSS transistor 604 is coupled between negative voltage supply line (VSSI) in the volatile charge storage circuit *** and ground to ground the VSSI during a RECALL operation, limiting the current through the volatile charge storage circuit 102 / 202 .
- VSSI negative voltage supply line
- the nvRAM 600 further includes a first VCC transistor 610 through which the positive voltage supply line (VCCT) in the non-volatile charge storage circuit *** can be coupled to VPWR, and a second VCC transistor 612 through which VCCT can be coupled to ground.
- VCCT positive voltage supply line
- FIG. 7 is a flow chart illustrating an embodiment of a method for the RECALL operation according to the present disclosure. Referring to FIGS. 5 through 7 the RECALL operation has three phases beginning with writing zeros into the volatile charge storage circuit 102 / 202 of one or more nvRAM cells 100 / 200 in an array or selected row in the array ( 702 ).
- the clamping circuit 502 / 702 between VCCI and VSSI is turned on, VCCT is coupled to ground, and the normal program transistor 108 / 208 and the Bulk program transistor 112 / 212 turned ON so that the data stored in the volatile charge storage circuit 102 / 202 flips. That is the voltage at data complement node (dc) of the volatile charge storage circuit 102 / 202 goes to VCCI or a logical ‘1’, while the data true node (dt) goes to VCCI—a threshold voltage (Vtn) of the ______ transistor or a logical ‘0’.
- data recalled from the non-volatile charge storage circuit 104 / 204 of the nvRAM cell in a RECALL phase ( 704 ).
- This can be accomplished by setting control signal VSE to a voltage between an erased threshold voltage (Vte) and a programmed threshold voltage (Vtp) of the NVM device 106 / 206 , such as about 0V.
- the recall transistor 110 / 210 and Bulk program transistor 112 / 212 of the non-volatile charge storage circuit 104 / 204 are turned ON and the normal program transistor 108 / 208 is turned OFF.
- VCCT is coupled to or maintained at ground potential.
- the data complement node (dc) in the volatile charge storage circuit 102 / 202 goes to ground (VGND) or a logical ‘1’, while the data true node (dt) goes to VCCI or a logical ‘0’.
- the volatile charge storage circuit 102 / 202 of the nvRAM cell 100 / 200 is recharged in a recharge phase ( 706 ). Referring to FIGS. 5 and 6 , this can be accomplished by turning OFF the clamping circuit 502 / 702 to unclamp VCCI and VSSI, and resetting control signal VSSIGATE coupled to the gate node of the VSS transistor 504 / 604 to turn OFF the VSS transistor applying VSSI to the nvRAM cell 100 / 200
- the volatile charge storage circuit 102 / 202 latches the non-inverted data from the data true node (dt 1 ) in the non-volatile charge storage circuit 104 / 204 and the RECALL operation is complete.
- FIG. 8 is a block diagram of a semiconductor memory 800 including an array 802 of nvRAM cells 804 arranged in a number of rows 806 each sharing a common wordline (WL) and a number of columns 808 each sharing a common bitline or bitline true (BT) and a bitline complement (BC).
- the semiconductor memory 800 further includes a micro-controller 810 to issue commands or control signals to each of the nvRAM cells 804 to execute STORE and RECALL operations as described above, and other peripheral circuits for reading from or writing to the memory array.
- the peripheral circuits include a row decoder 812 to convert and apply a memory address to the wordlines of nvRAM cells 804 of the array 802 .
- nvRAM cells 804 coupled to a selected wordline (WL) are read out to bitlines (BT) and bitline complements (BC), and a state of those lines is detected by a sense amplifier/driver 814 .
- the sense amplifier/driver 814 outputs data to a column decoder 816 which outputs the data word.
- the column decoder 816 receives an input data word and applies it to the sense amplifier/driver 814 which drives the bitlines (BT) and bitline complements (BC) to store the data in the nvRAM cells 804 coupled to a selected wordline.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- This application is a Continuation of U.S. patent application Ser. No. 14/886,663, filed Oct. 19, 2015, which claims the benefit of priority under 35 U.S.C. 119(e) to U.S. Provisional Patent Application Ser. No. 62/066,770, filed Oct. 21, 2014, all of which are incorporated by reference herein in their entirety.
- This disclosure relates generally to semiconductor memories and more particularly to a Non-Volatile Random-Access Memory (nvRAM) including nvRAM cells having a reduced number of transistors and methods of operating the same.
- Computer systems and portable electronic devices such as tablets and smart phones require large capacity, high speed volatile and non-volatile storage of data. Present types of semiconductor memory that use a combination of specialized volatile and non-volatile technologies. One type of volatile memory is static random-access memory (SRAM) which is often implemented using a bistable transistor flip-flop or latching circuit. The word “static” indicates that the memory retains its contents as long as power remains applied. “Random access” means that locations in the memory can be written to or read from in any order, regardless of the memory location that was accessed last. SRAMs offer advantages including reliability and fast reading and writing of the stored data, however the data retained in the SRAM cell is volatile. Interruption of the power supply source causes loss of the data in the SRAM cell.
- A non-volatile SRAM (nvSRAM) includes an SRAM cell coupled with two or more nonvolatile memory transistors to store data written to the SRAM cell in the event of an interruption of power. The nonvolatile memory transistors may be implemented in different ways, for example using a Silicon Oxide Nitride Oxide Silicon (SONOS) transistor or a floating gate transistor in which a stored charge that modifies the transistor's voltage threshold.
- One disadvantage of present nvSRAM circuits is their limited density and relatively large memory cell size, typically including 12 or more transistors per nvSRAM cell and exceeding about 100 μm2 in size, limiting memory density and operating speed.
- Thus, there is a need for a non-volatile latch which overcomes the shortcomings of the conventional NVL cell architecture.
- A memory including an array of nvRAM cells and method of operating the same are provided. Each nvRAM cell includes a volatile charge storage circuit, and a non-volatile charge storage circuit. The volatile charge storage circuit can include a cross-coupled static random access memory (SRAM) latch. The non-volatile charge storage circuit generally includes or consists of a solitary non-volatile memory (NVM) device, a first transistor coupled to the NVM device through which data is coupled to the volatile charge storage circuit, a second transistor coupled to the NVM device through which a compliment of the data is coupled to the volatile charge storage circuit and a third transistor through which the NVM device is coupled to a positive voltage supply line (VCCT).
- In one embodiment, the first transistor is coupled to a first node of the NVM device, the second transistor is coupled to a second node of the NVM device and the third transistor is coupled the first node and VCCT. Other embodiments are also disclosed.
- In another embodiment, the third transistor of the non-volatile charge storage circuit is coupled between VCCT and a first node of the NVM device, and the first and second transistors are couple to a second node of the NVM device.
- The NVM device can include or consist of exactly one silicon-oxide-nitride-oxide-silicon (SONOS) transistor, or exactly one polysilicon floating gate transistor.
- Embodiments of the present invention will be understood more fully from the detailed description that follows and from the accompanying drawings and the appended claims provided below, where:
-
FIG. 1 is a schematic diagram of a Non-Volatile Random-Access Memory (nvRAM) cell according to an embodiment of the present disclosure; -
FIG. 2 is a schematic diagram of a nvRAM cell according to another embodiment of the present disclosure; -
FIG. 3 is a flow chart illustrating an embodiment of a method for the STORE operation according to the present disclosure; -
FIG. 4 is a timing diagram for describing a STORE operation associated with a nvRAM cell according to an embodiment of the present disclosure; -
FIG. 5 is a portion of a Non-Volatile Random-Access Memory including a clamping circuit and an nvRAM cell according to an embodiment of the present disclosure; -
FIG. 6 is a portion of a Non-Volatile Random-Access Memory including a clamping circuit and an nvRAM cell according to another embodiment of the present disclosure; -
FIG. 7 is a flow chart illustrating an embodiment of a method for a RECALL operation according to the present disclosure; and -
FIG. 8 is a block diagram of a semiconductor memory including microcontroller and an array of nvRAM cells according to an embodiment of the present disclosure. - The present disclosure is directed generally to semiconductor memories and more particularly to a memory including a volatile charge storage circuit, and a non-volatile charge storage circuit including or consisting of a solitary non-volatile memory (NVM) device, and methods of operating the same to recall non-inverted data from the non-volatile charge storage circuit for every RECALL operation.
- In the following description, for purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be evident, however, to one skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known structures, and techniques are not shown in detail or are shown in block diagram form in order to avoid unnecessarily obscuring an understanding of this description.
- Reference in the description to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification do not necessarily all refer to the same embodiment. The term to couple as used herein may include both to directly electrically connect two or more components or elements and to indirectly connect through one or more intervening components.
- The terms “over,” “under,” “between,” and “on” as used herein refer to a relative position of one layer with respect to other layers. As such, for example, one layer deposited or disposed over or under another layer may be directly in contact with the other layer or may have one or more intervening layers. Moreover, one layer deposited or disposed between layers may be directly in contact with the layers or may have one or more intervening layers. In contrast, a first layer “on” a second layer is in contact with that second layer. Additionally, the relative position of one layer with respect to other layers is provided assuming operations deposit, modify and remove films relative to a starting substrate without consideration of the absolute orientation of the substrate.
- A first embodiment of a Non-Volatile Random-Access Memory (nvRAM)
cell 100 including a volatilecharge storage circuit 102, and a non-volatilecharge storage circuit 104 including or consisting of a solitary non-volatile memory (NVM)device 106 will now be described with reference toFIG. 1 . -
FIG. 1 illustrates asingle nvRAM cell 100, but it should be appreciated that an nvRAM memory typically includes an array of a plurality of nvRAM cells that are integrated with other peripheral circuits described in greater detail below, onto a semiconductor chip to form the nvRAM memory. Additionally, annvRAM cell 100 typically includes a number of transistors, capacitors, and resistors, not all of which are shown as being unnecessary for an explanation or understanding of the nvRAM cell of the present disclosure and its operation. - The
NVM device 106 can be implemented using exactly one Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) transistor, a floating-gate MOS field-effect transistor (FGMOS), or a ferroelectric random access memory (FeRAM) device. TheNVM device 106 can be programmed or erased by a control signal VSE coupled to a gate node of the NVM device. - Generally, a SONOS transistor includes a gate stack formed over a substrate. The SONOS transistor further includes source/drain regions formed in a well in the substrate on either side of gate stack, which define a channel region underneath gate stack. Gate stack includes an oxide tunnel dielectric layer, one or more nitride or oxynitride charge-trapping layers, a top, blocking oxide layer and a poly-silicon (poly) or metal layer which serves as a control gate. When a negative bias is applied to the gate relative to the substrate or well, charge accumulated in the channel region is injected or tunnels through tunnel dielectric layer and are trapped in the charge-trapping layers, changing the threshold voltage (VT) necessary to turn on the SONOS transistor. Generally, an erased SONOS transistor has a zero data state with a relatively high erased threshold voltage (VTE).
- Generally, a FGMOS transistor is similar in structure to the SONOS transistor described above, differing primarily in that a FGMOS transistor includes a poly-silicon (poly) floating gate, which is capacitively coupled to a control gate of the transistor, rather than a nitride or oxynitride charge-trapping layers. Similar to the SONOS transistor described above the FGMOS transistor can be erased by applying an appropriate bias between the control gate and a well terminal to inject a charge (holes) on to the floating gate, lowering the threshold voltage VT necessary to turn on the FGMOS transistor.
- FeRAM is a non-volatile random-access memory technology similar in construction to flash memory, such as DRAM, but uses a ferroelectric layer instead of a dielectric layer to achieve non-volatility. FeRAM is operated similar to flash memory. Erasing is accomplished by applying a field across the ferroelectric layer by charging the plates on either side of it, forcing the atoms inside into the “up” or “down” orientation (depending on the polarity of the charge), thereby storing a “1” or “0”. [Would FeRAM work or should I remove this paragraph?]
- Referring to
FIG. 1 the non-volatilecharge storage circuit 104 generally includes, in addition to the NVM device 106 a first transistor ornormal program transistor 108 through which a data true node (dt) in the volatilecharge storage circuit 102 is coupled to a first node or terminal of theNVM device 106, shown here as a data true node (dt1) in the non-volatilecharge storage circuit 104. Thenormal program transistor 108 can be any suitable transistor, including a bipolar, field effect transistor (FET) or metal oxide semiconductor (MOSFET), and in the embodiment shown is a N-type FET controlled by a control signal (VNP) applied to a gate node or terminal of the normal program transistor to couple data true node (dt) in the volatilecharge storage circuit 102 to the first node of theNVM device 106, data true node (dt1), to normal program the NVM device during a STORE operation. - The non-volatile
charge storage circuit 102 further includes a second transistor orrecall transistor 110 through which a data complement node (dc) in the volatilecharge storage circuit 102 is coupled to a second node or terminal of theNVM device 106, shown here as a data complement node (dc1) in the non-volatilecharge storage circuit 104. As with thenormal program transistor 108, therecall transistor 110 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple data complement node (dc) in the volatilecharge storage circuit 102 to the second node of theNVM device 106, data complement node (dc1), to recall data from the NVM device to the volatile charge storage circuit during a RECALL operation. - The non-volatile
charge storage circuit 104 further includes a third transistor orbulk program transistor 112 coupled between the first node of theNVM device 106, data true node (dt1) in the non-volatilecharge storage circuit 104, and a positive voltage supply line (VCCT) in the non-volatile charge storage circuit. Thebulk program transistor 112 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple the first node of theNVM device 106, data true node (dt1), to VCCT during a bulk program operation. - Referring to
FIG. 1 the volatilecharge storage circuit 102 generally includes a cross-coupled static random access memory (SRAM) latch that has two stable states and is capable, as long as power is being provided, of receiving a bit of data from an exterior environment, retaining the bit of data, and transmitting the bit of data back to the exterior environment. If power is removed from the volatilecharge storage circuit 102, the data will be lost. The volatilecharge storage circuit 102 prevents loss of the bit of data by storing the bit of data in the non-volatilecharge storage circuit 104, and recalling the bit of data to the volatilecharge storage circuit 102 when power is restored. - The volatile
charge storage circuit 102 generally includes abitline transistor 114, abitline complement transistor 116, a first cross coupled inverter formed bytransistors transistors transistors charge storage circuit 102 from the bitline true (BT) and bitline complement (BC). -
FIG. 2 is a schematic diagram of anvRAM cell 200 according to another embodiment of the present disclosure. As with thenvRAM cell 100 described above, thenvRAM cell 200 includes a volatilecharge storage circuit 202, and a non-volatilecharge storage circuit 204 including or consisting of aNVM device 206. - As with the
NVM device 106 described above, theNVM device 206 can be implemented using exactly SONOS transistor, exactly one FGMOS transistor, or exactly one FeRAM device. TheNVM device 206 can be programmed or erased by a control signal VSE coupled to a gate node of the NVM device. - Referring to
FIG. 1 the non-volatilecharge storage circuit 204 generally includes, in addition to theNVM device 206, a first transistor ornormal program transistor 208 through which a data true node (dt) in the volatilecharge storage circuit 202 is coupled to a first node or terminal of the NVM device, shown here as a data complement node (dc1) in the non-volatilecharge storage circuit 204. Thenormal program transistor 208 can be any suitable transistor, including a bipolar, FET or MOSFET, and in the embodiment shown is a N-type FET controlled by a control signal (VNP) applied to a gate node or terminal of the normal program transistor to couple data true node (dt) in the volatilecharge storage circuit 202 to the first node of theNVM device 206, data complement node (dc1), to normal program the NVM device during a STORE operation. - The non-volatile
charge storage circuit 202 further includes a second transistor orrecall transistor 210 through which a data complement node (dc) in the volatilecharge storage circuit 202 is coupled to the first node or terminal of theNVM device 206, shown here as a data complement node (dc1), in the non-volatilecharge storage circuit 204. As with thenormal program transistor 208, therecall transistor 210 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple data complement node (dc) in the volatilecharge storage circuit 202 to the first node of theNVM device 206, data complement node (dc1), to recall data from the NVM device to the volatilecharge storage circuit 202 during a RECALL operation. - The non-volatile
charge storage circuit 204 further includes a third transistor orbulk program transistor 212 coupled between a second node of theNVM device 206, data true node (dt1) in the non-volatilecharge storage circuit 204, and a positive voltage supply line (VCCT) in the non-volatile charge storage circuit. Thebulk program transistor 212 can be any suitable transistor, and in the embodiment shown is a NFET controlled by a control signal (VRCL) applied to a gate node or terminal of the recall transistor to couple the second node of theNVM device 206, data true node (dt1), to VCCT during a bulk program operation. - Referring to
FIG. 2 the volatilecharge storage circuit 202 generally includes a cross-coupled SRAM latch that has two stable states and is capable, as long as power is being provided, of receiving a bit of data from an exterior environment, retaining the bit of data, and transmitting the bit of data back to the exterior environment. - The volatile
charge storage circuit 202 generally includes abitline transistor 214, abitline complement transistor 216, a first cross coupled inverter formed bytransistors transistors transistors charge storage circuit 202 from the bitline true (BT) and bitline complement (BC). - A STORE operation for transferring or storing data from the volatile charge storage circuit of an nvRAM cell according to the embodiment of
FIG. 1 orFIG. 2 to the non-volatile charge storage circuit will now be described with reference toFIGS. 3 and 4 .FIG. 3 is a flow chart illustrating an embodiment of a method for the STORE operation according to the present disclosure.FIG. 4 is a timing diagram for a STORE operation associated with an nvRAM cell according to the embodiment ofFIG. 1 orFIG. 2 . - Referring to
FIGS. 3 and 4 the STORE operation has three phases beginning with a bulk program (BP) of everynvRAM cell 100/200 in an array or selected row in the array (302). This can be accomplished by setting acontrol signal VSE 402 coupled to the gate node of theNVM device 106/206 to a positive high voltage and turning ONbulk program transistor 112/212 with acontrol signal VBP 404 while for a first predetermined period. The positive high voltage applied to the gate node of theNVM device 106/206 can be from about ______ to about ______, and in the embodiment shown is about 9.75 V, which is applied for a duration of about ______ to about ______ milliseconds (ms) or about 1 ms to bulk program (BP) the NVM device.Bulk program transistor 112/212 is turned ON by settingcontrol signal VBP 404 to ______ (VHSPS). As shown inFIG. 4 there is abrief delay 406 of from about ______ to about ______ μs while thecontrol signal VSE 402 coupled to the gate node of the NVM device precharges to VHSPS before rising to the full positive high voltage of about 9.75 V in the embodiment shown. [Can you quantify the duration of thedelay 406? Is there any advantage to the delay? Or is it an inevitable or undesirable consequence of the circuit? If the latter, perhaps we should we delete it from the drawings/description?] - Next, every
nvRAM cell 100/200 in the array or selected row in the array is bulk erased to set theNVM device 106/206 to an erased state (304). This can be accomplished by setting thecontrol signal VSE 402 coupled to the gate node of theNVM device 106/206 to a negative high voltage for a second predetermined period while maintainingBulk program transistor 112/212 by continuing to apply acontrol signal VBP 404 of VHSPS. The negative high voltage applied to the gate node of theNVM device 106/206 can be from about ______ to about ______, and in the embodiment shown is about −10.5 V, which is applied for a duration of about ______ to about ______ milliseconds (ms) or about 3 ms to bulk erase (EP) the NVM device. - Finally, nvRAM cell(s) 100/200 in the array or selected row in the array are programmed in a normal program phase during which VSE is set to series of positive high voltages to STORE data from the data true node (dt) in the volatile
charge storage circuit 102/202 to the non-volatilecharge storage circuit 104/204 (306). - Referring to
FIG. 4 , the normal program phase begins with setting the positive voltage supply line (VCCT 408) to a positive voltage while of turning OFFBulk program transistor 112/212 by removing VHSPS fromcontrol signal VBP 404, and setting thecontrol signal VSE 402 to a series ofprogram pulses 410. The NVM device(s) 106/206 is then programmed by settingcontrol signal VNP 412 coupled to the gate node of thenormal program transistor 108/208 to a positive voltage. The positive voltage applied to the gate node of thenormal program transistor 108/208 is the substantially equal to the positive voltage applied to the positive voltage supply line (VCCT 408), a positive inhibit voltage (VCCI) of about 1.8V in the embodiment shown. The series ofprogram pulses 410 applied to the gate node of theNVM device 106/206 can have a peak voltage from about ______ to about ______, and in the embodiment shown is about 9.75 V, the same as forVSE 402 in the bulk program (BP) phase. The series of program pulses can include from 2 to about ______ individual program pulses, each having a pulse width and time period between pulses of from about ______ to about ______ milliseconds (ms). It is note that the pulse width and duration of time between the program pulses need not be the same. In the embodiment shown the series of program pulses includes three substantiallyequal program pulses 410, each having a substantially equal pulse width and duration of time between the program pulses of about 0.2 ms. Again, as shown inFIG. 4 for each 410 there is abrief delay 406 while thecontrol signal VSE 402 coupled to the gate node of the NVM device precharges to VHSPS before rising to the full positive high voltage of about 9.75 V. Generally, the duration of thisbrief delay 406 is the same as for the bulk program (BP) phase. [Is this correct? Is the time delay for the program pulses the same for the bulk program?] - When data stored in the data true node (dt) of the volatile
charge storage circuit 102/202 is a logical ‘0’, normal programming is achieved through thenormal program transistor 108/208 being ON and theNVM device 106/206 is programmed. - When data stored in the data true node (dt) of the volatile
charge storage circuit 102/202 is a logical ‘1’, normal programming will not occur since thenormal program transistor 108/208 OFF, and theNVM device 106/206 remains erased. - Applying a series of
program pulses 410 to the gate node of the NVM device(s) 106/206, rather than a single, continuous positive high voltage as in conventional memories, mitigates the impact of a Dynamic Write Inhibit (DWI) during aDWI time frame 414 from the data complement node (dc) in the volatilecharge storage circuit 102/202, when data stored in the data true node (dt) of the volatilecharge storage circuit 102/202 is a logical ‘1’. - By Dynamic Write Inhibit (DWI) it is meant is a method of selectively inhibiting the programming (STORING data to NVM devices) of non-selected nvRAM cells by applying a negative DWI voltage of from about ______ to about ______ to the complement bitlines (BC) of the nvRAM cells. When this voltage is applied to the complement bitlines (BC) of a selected nvRAM cells it can result in ______ due to gate induced drain leakage (GIDL) through the
recall transistor 110/210. Applying a series ofprogram pulses 410 to the gate node of the NVM device(s) 106/206 rather than a single, continuous positive high voltage mitigates the impact of DWI during theDWI time frame 414 by minimizing the time for which therecall transistor 110/210 is exposed to the voltage differential between the positive high voltage at a data complement node (dc1) in the isolate the non-volatilecharge storage circuit 104/204 the voltage at the data complement node (dc) in the volatilecharge storage circuit 102/202, thereby minimizing GIDL through therecall transistor 110/210, and mitigating the impact of a DWI during aDWI time frame 414, when data stored in the data true node (dt) of the volatilecharge storage circuit 102/202 is a logical ‘1’. [Apologies but I need clarification on how DWI works in the subject application, and more importantly what the issues are and how your program pulse mitigates it.] - The
control signal RCL 416 coupled to the gate node of the recall transistor remains at 0V throughout the STORE operation to isolate the non-volatilecharge storage circuit 104/204 of thenvRAM cell 100/200 from the data complement node (dc) in the volatilecharge storage circuit 102/202. - A RECALL operation for transferring or recalling data from the non-volatile charge storage circuit of an nvRAM cell according to the embodiment of
FIG. 1 orFIG. 2 to the volatile charge storage circuit will now be described with reference toFIGS. 5 through 7 . -
FIG. 5 is a portion of a Non-Volatile Random-Access Memory (nvRAM 500) including thenvRAM cell 100 ofFIG. 1 , aclamping circuit 502, and a negative supply voltage (VSS)transistor 504. Referring toFIG. 5 , theclamping circuit 502, includes a first P-type transistor 506 through which the positive voltage supply line (VCCI) in the volatile charge storage circuit *** is coupled to a supply voltage (VPWR), and an N-type transistor 508 through which VCCI is coupled to VSSI. TheVSS transistor 504 is coupled between negative voltage supply line (VSSI) in the volatile charge storage circuit *** and ground to ground the VSSI during a RECALL operation, limiting the current through the volatilecharge storage circuit 102/202. ThenvRAM 500 further includes afirst VCC transistor 510 through which the positive voltage supply line (VCCT) in the non-volatile charge storage circuit *** can be coupled to VPWR, and asecond VCC transistor 512 through which VCCT can be coupled to ground. -
FIG. 6 is a portion of annvRAM 600 according to another embodiment of the present disclosure including thenvRAM cell 200 ofFIG. 2 , aclamping circuit 602, and a negative supply voltage (VSS)transistor 604. Referring to FIG.6, theclamping circuit 602, includes a first P-type transistor 606 through which VCCI in the volatile charge storage circuit *** is coupled to VPWR, and an N-type transistor 608 through which VCCI is coupled to VSSI. TheVSS transistor 604 is coupled between negative voltage supply line (VSSI) in the volatile charge storage circuit *** and ground to ground the VSSI during a RECALL operation, limiting the current through the volatilecharge storage circuit 102/202. ThenvRAM 600 further includes afirst VCC transistor 610 through which the positive voltage supply line (VCCT) in the non-volatile charge storage circuit *** can be coupled to VPWR, and asecond VCC transistor 612 through which VCCT can be coupled to ground. -
FIG. 7 is a flow chart illustrating an embodiment of a method for the RECALL operation according to the present disclosure. Referring toFIGS. 5 through 7 the RECALL operation has three phases beginning with writing zeros into the volatilecharge storage circuit 102/202 of one or morenvRAM cells 100/200 in an array or selected row in the array (702). Assuming at power up the data stored in the data true node (dt) of the volatilecharge storage circuit 102/202 is a logical ‘1’ and the data complement node (dc) is a logical ‘0’, this can be accomplished by setting a control signal VSSIGATE coupled to a gate node of theVSS transistor 504/604 to turn ON the VSS transistor, grounding the negative voltage supply line (VSSI) and limiting the current through the volatilecharge storage circuit 102/202. Theclamping circuit 502/702 between VCCI and VSSI is turned on, VCCT is coupled to ground, and thenormal program transistor 108/208 and theBulk program transistor 112/212 turned ON so that the data stored in the volatilecharge storage circuit 102/202 flips. That is the voltage at data complement node (dc) of the volatilecharge storage circuit 102/202 goes to VCCI or a logical ‘1’, while the data true node (dt) goes to VCCI—a threshold voltage (Vtn) of the ______ transistor or a logical ‘0’. - Next, data recalled from the non-volatile
charge storage circuit 104/204 of the nvRAM cell in a RECALL phase (704). This can be accomplished by setting control signal VSE to a voltage between an erased threshold voltage (Vte) and a programmed threshold voltage (Vtp) of theNVM device 106/206, such as about 0V. Therecall transistor 110/210 andBulk program transistor 112/212 of the non-volatilecharge storage circuit 104/204 are turned ON and thenormal program transistor 108/208 is turned OFF. VCCT is coupled to or maintained at ground potential. When theNVM device 106/206 is erased the data complement node (dc) in the volatilecharge storage circuit 102/202 goes to ground (VGND) or a logical ‘1’, while the data true node (dt) goes to VCCI or a logical ‘0’. - Finally, the volatile
charge storage circuit 102/202 of thenvRAM cell 100/200 is recharged in a recharge phase (706). Referring toFIGS. 5 and 6 , this can be accomplished by turning OFF theclamping circuit 502/702 to unclamp VCCI and VSSI, and resetting control signal VSSIGATE coupled to the gate node of theVSS transistor 504/604 to turn OFF the VSS transistor applying VSSI to thenvRAM cell 100/200 The volatilecharge storage circuit 102/202 latches the non-inverted data from the data true node (dt1) in the non-volatilecharge storage circuit 104/204 and the RECALL operation is complete. -
FIG. 8 is a block diagram of asemiconductor memory 800 including anarray 802 ofnvRAM cells 804 arranged in a number ofrows 806 each sharing a common wordline (WL) and a number ofcolumns 808 each sharing a common bitline or bitline true (BT) and a bitline complement (BC). Referring toFIG. 8 , thesemiconductor memory 800 further includes a micro-controller 810 to issue commands or control signals to each of thenvRAM cells 804 to execute STORE and RECALL operations as described above, and other peripheral circuits for reading from or writing to the memory array. The peripheral circuits include arow decoder 812 to convert and apply a memory address to the wordlines ofnvRAM cells 804 of thearray 802. When a data word is read from thesemiconductor memory 800,nvRAM cells 804 coupled to a selected wordline (WL) are read out to bitlines (BT) and bitline complements (BC), and a state of those lines is detected by a sense amplifier/driver 814. The sense amplifier/driver 814 outputs data to acolumn decoder 816 which outputs the data word. When a data word is stored in thesemiconductor memory 800, thecolumn decoder 816 receives an input data word and applies it to the sense amplifier/driver 814 which drives the bitlines (BT) and bitline complements (BC) to store the data in thenvRAM cells 804 coupled to a selected wordline. - Thus, embodiments of semiconductor memories including and a non-volatile charge storage circuit including or consisting of a solitary NVM device and methods of operating the same have been described. Although the present disclosure has been described with reference to specific exemplary embodiments, it will be evident that various modifications and changes may be made to these embodiments without departing from the broader spirit and scope of the disclosure. Accordingly, the specification and drawings are to be regarded as an illustrative rather than a restrictive sense.
- The Abstract of the Disclosure is provided to comply with 37 C.F.R. §1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of one or more embodiments of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. In addition, in the foregoing Detailed Description, it can be seen that various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed embodiments require more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
- Reference in the description to one embodiment or an embodiment means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the circuit or method. The appearances of the phrase one embodiment in various places in the specification do not necessarily all refer to the same embodiment.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/487,071 US9997237B2 (en) | 2014-10-21 | 2017-04-13 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201462066770P | 2014-10-21 | 2014-10-21 | |
US14/886,663 US9646694B2 (en) | 2014-10-21 | 2015-10-19 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
US15/487,071 US9997237B2 (en) | 2014-10-21 | 2017-04-13 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/886,663 Continuation US9646694B2 (en) | 2014-10-21 | 2015-10-19 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20170263309A1 true US20170263309A1 (en) | 2017-09-14 |
US9997237B2 US9997237B2 (en) | 2018-06-12 |
Family
ID=55749559
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/886,663 Active US9646694B2 (en) | 2014-10-21 | 2015-10-19 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
US15/487,071 Active US9997237B2 (en) | 2014-10-21 | 2017-04-13 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/886,663 Active US9646694B2 (en) | 2014-10-21 | 2015-10-19 | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof |
Country Status (4)
Country | Link |
---|---|
US (2) | US9646694B2 (en) |
CN (1) | CN106716551B (en) |
DE (1) | DE112015004023B4 (en) |
WO (1) | WO2016064904A1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110476248B (en) * | 2017-04-03 | 2023-11-28 | 索尼半导体解决方案公司 | Semiconductor memory element, semiconductor memory device, semiconductor system, and control method |
US10706928B2 (en) * | 2018-07-24 | 2020-07-07 | Stmicroelectronics (Rousset) Sas | Non-volatile static random access memory architecture having single non-volatile bit per volatile memory bit |
US10614879B2 (en) | 2018-07-24 | 2020-04-07 | Stmicroelectronics (Rousset) Sas | Extended write modes for non-volatile static random access memory architectures having word level switches |
CN110379449B (en) * | 2019-07-04 | 2021-04-30 | 安徽大学 | 10T TFET and MOSFET device hybrid SRAM unit circuit with high write margin |
CN112802520B (en) * | 2021-01-28 | 2022-05-06 | 中国科学院微电子研究所 | SRAM memory cell and memory |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130114325A1 (en) * | 2011-11-08 | 2013-05-09 | Industrial Technology Research Institute | Non-volatile random access memory coupled to a first, second and third voltage and operation method thereof |
Family Cites Families (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488579A (en) | 1994-04-29 | 1996-01-30 | Motorola Inc. | Three-dimensionally integrated nonvolatile SRAM cell and process |
US6097629A (en) * | 1998-09-30 | 2000-08-01 | Simtek Corporation | Non-volatile, static random access memory with high speed store capability |
CA2467674A1 (en) | 2000-11-17 | 2002-05-23 | Deep Video Imaging Limited | Altering surface of display screen from matt to optically smooth |
US20030137496A1 (en) | 2002-01-23 | 2003-07-24 | Chad Stevens | Systems and methods for facilitating interaction with a whiteboard |
KR100552841B1 (en) | 2003-12-26 | 2006-02-22 | 동부아남반도체 주식회사 | Non-volatile static Random Access Memory |
KR100545212B1 (en) | 2003-12-26 | 2006-01-24 | 동부아남반도체 주식회사 | Non-volatile memory device with oxide stack and non-volatile SRAM using the same |
US7099189B1 (en) | 2004-10-05 | 2006-08-29 | Actel Corporation | SRAM cell controlled by non-volatile memory cell |
US8567596B1 (en) | 2006-04-01 | 2013-10-29 | Zagg Intellectual Property Holding Co., Inc. | Electronic device protective film application kit and method |
US20080151654A1 (en) | 2006-12-22 | 2008-06-26 | Allan James D | Method and apparatus to implement a reset function in a non-volatile static random access memory |
BE1017572A3 (en) | 2007-06-27 | 2008-12-02 | Polyvision Nv | INTERACTIVE ENAMELED VISUAL COMMUNICATION PANEL. |
US8542514B1 (en) | 2008-09-30 | 2013-09-24 | Cypress Semiconductor Corporation | Memory structure having SRAM cells and SONOS devices |
US8194438B2 (en) | 2009-02-12 | 2012-06-05 | Seagate Technology Llc | nvSRAM having variable magnetic resistors |
JP5281455B2 (en) * | 2009-03-26 | 2013-09-04 | 株式会社東芝 | Nonvolatile semiconductor memory device and driving method thereof |
US8760415B2 (en) | 2009-03-30 | 2014-06-24 | Kent Displays Incorporated | Display with overlayed electronic skin |
US8018768B2 (en) | 2009-08-18 | 2011-09-13 | United Microelectronics Corp. | Non-volatile static random access memory (NVSRAM) device |
US8467243B1 (en) | 2009-09-28 | 2013-06-18 | Cypress Semiconductor Corporation | nvSRAM with inverted recall |
US8749531B2 (en) | 2010-03-31 | 2014-06-10 | Blackberry Limited | Method for receiving input on an electronic device and outputting characters based on sound stroke patterns |
US9779814B2 (en) * | 2011-08-09 | 2017-10-03 | Flashsilicon Incorporation | Non-volatile static random access memory devices and methods of operations |
US20140030693A1 (en) | 2012-07-26 | 2014-01-30 | Joseph Dynlacht | Method and device for real time expression |
US9177644B2 (en) * | 2012-08-15 | 2015-11-03 | Aplus Flash Technology, Inc. | Low-voltage fast-write PMOS NVSRAM cell |
US9001583B2 (en) * | 2012-10-15 | 2015-04-07 | Aplus Flash Technology, Inc. | On-chip HV and LV capacitors acting as the second back-up supplies for NVSRAM auto-store operation |
US9177645B2 (en) | 2012-10-19 | 2015-11-03 | Aplus Flash Technology, Inc. | 10T NVSRAM cell and cell operations |
US8971113B2 (en) | 2012-10-30 | 2015-03-03 | Aplus Flash Technology, Inc. | Pseudo-8T NVSRAM cell with a charge-follower |
US8976588B2 (en) | 2012-11-01 | 2015-03-10 | Aplus Flash Technology, Inc. | NVSRAM cells with voltage flash charger |
FR3007186B1 (en) * | 2013-06-12 | 2016-09-09 | Stmicroelectronics Rousset | COMPACT MEMORY DEVICE ASSOCIATING A MEMORY PLAN OF THE SRAM TYPE AND A MEMORY PLAN OF THE NON-VOLATILE TYPE, AND METHODS OF OPERATION |
-
2015
- 2015-10-19 US US14/886,663 patent/US9646694B2/en active Active
- 2015-10-20 WO PCT/US2015/056503 patent/WO2016064904A1/en active Application Filing
- 2015-10-20 DE DE112015004023.4T patent/DE112015004023B4/en active Active
- 2015-10-20 CN CN201580052647.1A patent/CN106716551B/en active Active
-
2017
- 2017-04-13 US US15/487,071 patent/US9997237B2/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130114325A1 (en) * | 2011-11-08 | 2013-05-09 | Industrial Technology Research Institute | Non-volatile random access memory coupled to a first, second and third voltage and operation method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN106716551A (en) | 2017-05-24 |
US9997237B2 (en) | 2018-06-12 |
WO2016064904A1 (en) | 2016-04-28 |
CN106716551B (en) | 2018-04-17 |
US20160111159A1 (en) | 2016-04-21 |
DE112015004023B4 (en) | 2023-02-16 |
DE112015004023T5 (en) | 2017-05-18 |
US9646694B2 (en) | 2017-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9997237B2 (en) | 10-transistor non-volatile static random-access memory using a single non-volatile memory element and method of operation thereof | |
US10170196B2 (en) | Apparatuses and methods to control body potential in 3D non-volatile memory operations | |
US20090190402A1 (en) | Integrated SRAM and FLOTOX EEPROM memory device | |
US7164608B2 (en) | NVRAM memory cell architecture that integrates conventional SRAM and flash cells | |
US8952720B2 (en) | Reconfigurable integrated circuit device and writing method thereof | |
US7567462B2 (en) | Method and system for selectively limiting peak power consumption during programming or erase of non-volatile memory devices | |
TWI394163B (en) | Method and device for reducing effects of program disturb in a memory device | |
US10685709B2 (en) | Nonvolatile semiconductor memory with gate insulation layer of a transistor including ferroelectric material | |
US4432072A (en) | Non-volatile dynamic RAM cell | |
US20060193174A1 (en) | Non-volatile and static random access memory cells sharing the same bitlines | |
KR100520016B1 (en) | Ferroelectric semiconductor memory | |
JP3431122B2 (en) | Semiconductor storage device | |
KR20010030062A (en) | Nonvolatile semiconductor memory | |
US9847109B2 (en) | Memory cell | |
US6996007B2 (en) | Apparatus and method of driving non-volatile DRAM | |
US6965524B2 (en) | Non-volatile static random access memory | |
US8040732B2 (en) | NAND memory device column charging | |
US20050145927A1 (en) | Non-volatile memory cell | |
US20090161440A1 (en) | Integrated circuits and discharge circuits | |
US10147470B2 (en) | Semiconductor memory device capable of performing read operation and write operation simultaneously | |
JP2000011665A (en) | Ferroelectric memory | |
Hirano et al. | 2-V/100-ns 1T/1C nonvolatile ferroelectric memory architecture with bitline-driven read scheme and nonrelaxation reference cell | |
US7864595B2 (en) | Nonvolatile memory cell, nonvolatile memory device, and method of programming the nonvolatile memory device | |
US6975545B2 (en) | Non-volatile memory cell | |
JP3095918B2 (en) | Non-volatile semiconductor memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:042326/0396 Effective date: 20170421 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:042326/0396 Effective date: 20170421 |
|
AS | Assignment |
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TANDINGAN, JOSEPH S.;STILL, DAVID W.;SIMAN, JESSE J.;AND OTHERS;REEL/FRAME:042653/0499 Effective date: 20151016 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: MUFG UNION BANK, N.A., CALIFORNIA Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050896/0366 Effective date: 20190731 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SPANSION LLC, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MUFG UNION BANK, N.A.;REEL/FRAME:059410/0438 Effective date: 20200416 Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MUFG UNION BANK, N.A.;REEL/FRAME:059410/0438 Effective date: 20200416 |
|
AS | Assignment |
Owner name: INFINEON TECHNOLOGIES LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:059721/0467 Effective date: 20200315 |