US20170194491A1 - High voltage device with low rdson - Google Patents
High voltage device with low rdson Download PDFInfo
- Publication number
- US20170194491A1 US20170194491A1 US14/985,455 US201514985455A US2017194491A1 US 20170194491 A1 US20170194491 A1 US 20170194491A1 US 201514985455 A US201514985455 A US 201514985455A US 2017194491 A1 US2017194491 A1 US 2017194491A1
- Authority
- US
- United States
- Prior art keywords
- region
- forming
- gate
- recessed
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims abstract description 157
- 238000000034 method Methods 0.000 claims abstract description 90
- 238000002955 isolation Methods 0.000 claims description 78
- 239000002019 doping agent Substances 0.000 claims description 73
- 238000000059 patterning Methods 0.000 claims description 10
- 239000010410 layer Substances 0.000 description 139
- 239000007943 implant Substances 0.000 description 35
- 229910052751 metal Inorganic materials 0.000 description 33
- 239000002184 metal Substances 0.000 description 33
- 229910021332 silicide Inorganic materials 0.000 description 25
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 25
- 125000006850 spacer group Chemical group 0.000 description 19
- 229910052814 silicon oxide Inorganic materials 0.000 description 13
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 12
- 239000004020 conductor Substances 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 9
- 229910052710 silicon Inorganic materials 0.000 description 9
- 239000010703 silicon Substances 0.000 description 9
- 239000000463 material Substances 0.000 description 8
- 239000003989 dielectric material Substances 0.000 description 7
- 238000005468 ion implantation Methods 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- 239000000969 carrier Substances 0.000 description 4
- 230000015556 catabolic process Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 239000010941 cobalt Substances 0.000 description 3
- 229910017052 cobalt Inorganic materials 0.000 description 3
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 125000001475 halogen functional group Chemical group 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000003826 tablet Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7825—Lateral DMOS transistors, i.e. LDMOS transistors with trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/0865—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0882—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/408—Electrodes ; Multistep manufacturing processes therefor with an insulating layer with a particular dielectric or electrostatic property, e.g. with static charges or for controlling trapped charges or moving ions, or with a plate acting on the insulator potential or the insulator charges, e.g. for controlling charges effect or potential distribution in the insulating layer, or with a semi-insulating layer contacting directly the semiconductor surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66484—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with multiple gate, at least one gate being an insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/66689—Lateral DMOS transistors, i.e. LDMOS transistors with a step of forming an insulating sidewall spacer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/66704—Lateral DMOS transistors, i.e. LDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
Definitions
- LD transistors have been widely employed in high voltage applications.
- One factor which affects the performance of the LD transistors is the drain-to-source on-resistance (R dson ). Higher R dson undesirably results in reduced switching speeds and more energy loss during switching.
- R dson Drain-to-source on-resistance
- Various techniques have been employed to design LD transistors with reduced R dson .
- conventional LD transistors may be susceptible to the degradation effects associated with hot carrier injection (HCI). For example, impact ionization generated hot carriers may be easily trapped at the silicon and silicon oxide interface regions along the substrate current path. The trapped hot carriers generate defects in the oxide and at the silicon and silicon oxide interface. This compromises device reliability.
- HCI hot carrier injection
- Embodiments generally relate to semiconductor devices and methods for forming a semiconductor device.
- a method for forming a high voltage device includes providing a substrate having top and bottom surfaces.
- the substrate is defined with a device region and a recessed region disposed within the device region.
- the recessed region includes a recessed surface disposed lower than the top surface of the substrate.
- a transistor is formed over the substrate.
- Forming the transistor includes forming a gate at least over the recessed surface and forming a source region adjacent to a first side of the gate below the recessed surface.
- the source region extends from the recessed surface into a portion of the substrate.
- Forming the transistor also includes forming a drain region displaced away from a second side of the gate.
- the drain region extends from the top surface of the substrate into a portion of the substrate.
- First and second device wells are formed in the substrate within the device region. The first device well encompasses the drain region and the second device well encompasses the source region.
- a high voltage device in another embodiment, includes a substrate having top and bottom surfaces.
- the substrate is defined with a device region and a recessed region disposed within the device region.
- the recessed region includes a recessed surface disposed lower than the top surface of the substrate.
- a transistor is disposed over the substrate.
- the transistor includes a gate disposed at least over the recessed surface and a source region disposed adjacent to a first side of the gate below the recessed surface.
- the source region extends from the recessed surface into a portion of the substrate.
- the transistor also includes a drain region displaced away from a second side of the gate.
- the drain region extends from the top surface of the substrate into a portion of the substrate.
- First and second device wells are disposed in the substrate within the device region. The first device well encompasses the drain region and the second device well encompasses the source region.
- a method for forming a high voltage device includes providing a substrate having top and bottom major surfaces.
- the substrate is defined with a recessed region.
- a transistor is formed over the substrate.
- Forming the transistor includes forming a gate at least over the recessed surface and forming a source region adjacent to a first side of the gate.
- the source region is disposed directly below a recessed surface of the recessed region.
- Forming the transistor also includes forming a drain region displaced away from a second side of the gate.
- First and second device wells are formed in the substrate.
- the first device well encompasses the drain region and underlaps a portion of the recessed region while the second device well encompasses the source region and underlaps another portion of the recessed region.
- a field oxide is formed on the top major surface of the substrate and positioned between the gate of the transistor and the drain region.
- a doped region is formed within the first device well. The doped region underlaps the field oxide.
- FIGS. 1 a -1 b show various views of an embodiment of a device.
- FIG. 1 a shows a top view of the device and
- FIG. 1 b shows a cross-sectional view of the device;
- FIGS. 2 a -2 b show various views of another embodiment of a device.
- FIG. 2 a shows a top view of the device and
- FIG. 2 b shows a cross-sectional view of the device;
- FIGS. 3 a -3 j show cross-sectional views of an embodiment of a process for forming a device
- FIGS. 4 a -4 c show cross-sectional views of another embodiment of a process for forming a device.
- Embodiments generally relate to semiconductor devices or integrated circuits (ICs). More particularly, embodiments relate to high voltage (HV) devices.
- the HV devices include HV transistors.
- the HV transistors for example, include lateral double-diffused metal oxide semiconductor (LDMOS) transistors.
- LDMOS lateral double-diffused metal oxide semiconductor
- the HV devices can be employed as switching voltage regulators for power management applications.
- the HV transistors can be easily integrated into devices or ICs.
- the devices or ICs can be incorporated into or used with, for example, consumer electronic products, and particularly portable consumer products such as smart phones, mobile phones, tablets, TV displays and personal digital assistants (PDA).
- PDA personal digital assistants
- FIGS. 1 a -1 b show various views of an embodiment of a device 100 .
- the device is, for example, an IC.
- FIG. 1 a shows a top view of the device while FIG. 1 b shows a cross-sectional view taken along A-A′ of the device.
- the device 100 includes a substrate 105 .
- the substrate for example, is a silicon substrate.
- Other types of substrates such as silicon germanium, germanium, gallium arsenide, or crystal-on-insulator (COI) such as silicon-on-insulator (SOI), are also useful.
- the substrate may be a doped substrate.
- the substrate is lightly doped with second polarity type dopants.
- the second polarity type may be p-type. Providing a substrate with other types of dopants, or dopant concentrations, as well as an undoped substrate, may also be useful.
- the device may include doped regions having different dopant concentrations.
- the device may include heavily doped (x ⁇ ), intermediately doped (x) and lightly doped (x ⁇ ) regions, where x is the polarity type which can he p or n.
- a lightly doped region may have a dopant concentration of about 1E11-1E13/cm 2
- an intermediately doped region may have a dopant concentration of about 1E13-1E15/cm 2
- a heavily doped region may have a dopant concentration of about 1E15-1E17/cm 2 .
- Providing other dopant concentrations for the different types of doped regions may also be useful. For example, the ranges may be varied, depending on the technology node.
- P-type dopants may include boron (B), aluminum (Al), indium (In), or a combination thereof, while n-type dopants may include phosphorous (P), arsenic (As), antimony (Sb), or a combination thereof.
- the substrate includes a device region 102 .
- the device region for example, is a high voltage (HV) device region for a HV device, such as a HV transistor 130 .
- the HV transistor includes a LDMOS transistor. Providing other types of devices in the device region may also be useful.
- the substrate may also include regions for other types of circuitry, depending on the type of device or IC.
- the device may also include regions for intermediate voltage (IV) and low voltage (LV) devices as well as an array region for memory devices.
- Isolation regions may be provided for isolating or separating different device regions of the substrate.
- the isolation regions include device isolation region 180 and internal isolation region 185 .
- the device region 102 is isolated from other regions by a device isolation region 180 .
- the device isolation region 180 surrounds the device region 102 .
- the device region may be an active region of the device 100 .
- the internal isolation region 185 it is disposed within the device isolation region 180 .
- the isolation regions are, in one embodiment, shallow trench isolation (STI) regions.
- a STI region includes an isolation trench filled with isolation or dielectric materials. Other types of isolation regions may also be employed.
- the STI region for example, extends to a depth of about 2000-5000 ⁇ from a top surface 105 a of the substrate. Providing isolation regions having other depth dimensions may also be useful.
- the isolation region may be a deep trench isolation (DTI) region. The dimensions, for example, may depend on isolation requirements.
- the isolation region may include a top surface which is substantially planar with the top surface 105 a of the substrate.
- the device region 102 includes a recessed region 110 .
- a portion of the substrate is recessed to a depth shallower than the top surface 105 a of the substrate and top surface of the isolation regions to form the recessed region. This forms a step profile between the top substrate surface 105 a and the recessed surface 110 a.
- the recessed region 110 traverses the device region along a channel width direction (or z direction).
- the recessed region extends from an inner edge of the internal isolation region 185 and is sufficiently wide to accommodate at least a source region 132 and a gate 140 of the HV transistor, and partially overlaps first and second device wells 160 and 170 as will be described in detail later.
- the recessed region 110 includes a trench having a substantially planar bottom surface or base and tapered sidewalls.
- the trench defined by the recessed region may have a substantially planar bottom surface and vertical sidewalls.
- the recessed region for example, is disposed at a depth measured from the top substrate surface 105 a to the recessed surface 110 a.
- the recessed region for example, is disposed at a depth of, for example, about 400-4000 ⁇ measured from the top surface 105 a of the substrate. Other suitable depths may also be useful.
- the recessed region is disposed at the same depth as or deeper than a depth or bottom of the RESURF region 120 as will be described later.
- the device 100 includes a HV transistor 130 , such as a LDMOS transistor.
- the HV transistor includes a gate 140 disposed on the surface of the substrate.
- the gate 140 is disposed in the recessed region 110 and traverses the recessed region along the channel width direction.
- the gate for example, includes a gate length along a channel length direction.
- the channel width direction is in the z direction while the channel length direction is in the x direction.
- the x and z directions for example, are orthogonal to each other.
- the gate 140 is a gate conductor of a HV transistor.
- the gate may also be a gate conductor which forms gates of multiple transistors not shown).
- the gate conductor may traverse a plurality of device regions separated by isolation regions.
- a plurality of transistors may have a common gate formed by the gate conductor. Other configurations of gate conductors may also be useful.
- the gate for example, includes a gate electrode 144 over a gate dielectric 142 .
- the gate dielectric lines the exposed substrate surface in the trench of the recessed region 110 .
- the gate dielectric for example, may be silicon oxide while the gate electrode may be polysilicon.
- the gate dielectric for example, may be a HV gate dielectric having a thickness of about 50-500 ⁇ while the gate electrode may be about 500-5000 ⁇ thick.
- a HV gate dielectric having other suitable thicknesses may also be useful.
- the HV gate dielectric thickness may depend on a maximum operation voltage. Other suitable configurations of HV gate may also be useful.
- the gate electrode may be a doped electrode.
- the gate electrode may be polysilicon doped with first polarity type dopants.
- Other suitable types of gate dielectric and gate electrode as well as thicknesses may also be useful.
- the transistor 130 also includes first and second doped regions disposed in the substrate adjacent to the first and second sides of the gate 140 .
- the first doped region 132 serves as the source region and the second doped region 134 serves as the drain region.
- Other configurations of source/drain (S/D) regions may also be useful.
- the S/D regions of the transistor are heavily doped regions with first polarity type dopants.
- the polarity type determines the type of the transistor.
- the first polarity type may be n-type for a n-type transistor or p-type for a p-type transistor.
- the first and second S/D regions 132 and 134 for example, have a dopant concentration of about 1E15-1E17/cm 2 . Other dopant concentrations may also be useful.
- the source region 132 is disposed below the recessed surface 110 a adjacent to the first side of the gate 140 and underlaps a portion of the gate.
- the underlap portion should be sufficient for the source region to be in communication with a channel region located under the gate.
- the drain region 134 it is laterally displaced a distance away from the second side of the gate.
- the source region 132 extends from the recessed surface 110 a into the substrate while the drain region 134 extends from the top substrate surface 105 a into the substrate.
- the depth of the source region 132 with respect to the recessed surface 110 a and the depth of the drain region 134 with respect to the top substrate surface 105 a may be about 0.1-0.4 ⁇ m. Other suitable depth dimensions may also be useful.
- the portion of the source region which underlaps the gate may be a S/D extension region (not shown).
- the S/D extension region is, for example, a lightly doped source (LDS) region extending beyond the source region to underlap a portion of the transistor gate 140 .
- the LDS region may include first polarity type dopants for a first type transistor. Other configurations of LDS region may also be useful.
- the S/D extension region may include a halo region extending beyond the LDS region and underlapping, the gate.
- the halo region may be a second polarity type doped region for a first polarity type transistor. Other configurations of S/D extension region may also be useful.
- the device includes a field structure 150 .
- the field structure may serve as a drain field plate (DFP).
- DFP drain field plate
- the field structure is disposed over the top substrate surface 105 a adjacent to the second side of the gate 140 .
- the field structure is disposed in between the second side of the gate of the transistor and the drain region.
- the field structure includes a field oxide 187 disposed on the top surface of the substrate and a gate electrode 154 disposed on the field oxide.
- the length of the field oxide of the field structure along the channel length direction is, for example, about 0.1-5 ⁇ m and the thickness of the field oxide is about 200-5000 ⁇ .
- the thickness of the field oxide 187 is greater than the thickness of the HV gate dielectric 142 .
- the thickness of the field oxide may depend on design and process requirements.
- the field oxide 187 may be disposed along the z direction between the gate 140 and drain region 134 .
- the field oxide for example, displaces the drain region from the gate.
- the gate electrode 154 in one embodiment, includes a gate length along the channel length direction and a gate electrode thickness.
- the gate electrode 154 may have a length of about 0.1-5 ⁇ m and a thickness of about 500-5000 ⁇ . Other suitable lengths and thicknesses for the gate electrode of the field structure may also be useful.
- the field oxide extends laterally beyond the second side of the gate electrode 154 to about an inner edge of the drain region.
- the field structure may serve to distribute the electric field across the substrate between the drain region and the gate. This reduces impact ionization at the gate edge, which improves gate dielectric breakdown voltage (Vbr) and allows lower R dson with higher breakdown voltage to be obtained.
- Vbr gate dielectric breakdown voltage
- forming the transistor gate 140 may also form the field structure 150 .
- a gate electrode layer may be patterned to form the gate electrodes of the transistor gate and field structure simultaneously.
- the gate electrodes of the transistor gate and field structure 144 and 154 may be formed of the same material and thickness.
- the gate electrodes of the transistor gate and field structure may be formed in separate process steps to provide a transistor gate having a different material and/or thickness to the field structure.
- the transistor gate may include a metalgate electrode while the field structure may include a polysilicon gate electrode.
- the transistor gate may include a polysilicon gate electrode and the field structure may include a metal gate electrode.
- Other configurations of transistor gate and field structure may also be useful.
- Dielectric spacers 148 may be provided on the sidewalk of the transistor gate 140 and field structure 150 .
- the spacers may be silicon oxide spacers. Other types of dielectric materials may also be useful, such as silicon nitride or a combination of dielectric materials or layers.
- the spacers may be composite spacers.
- a composite spacer may include an offset spacer and main spacer. The offset spacer may facilitate forming the S/D extension regions while the main spacers facilitate forming the heavily doped S/D regions. Other configurations of spacers may also be useful.
- the spacers may be single-layer spacers.
- a first device well 160 is disposed in the substrate within the device region.
- the first device well serves as a drift region or well.
- the drift well is disposed adjacent to the second side of the transistor gate 140 .
- the drift well encompasses the drain region 134 .
- the drift well connects the drain region to a channel region under the gate.
- the drift well underlaps the transistor gate sufficiently to provide the desired R dson resistance and drive current.
- the length of the overlap between the transistor gate and the drift well may depend on design requirements.
- the first device well (or drift well) 160 includes transistor type dopants.
- the drift well includes n-type dopants for a n-type transistor or p-type dopants for a p-type transistor.
- the dopant concentration of the drift well is less than the source and drain regions, and higher than the substrate.
- the dopant concentration of the drift well is about 1E12-1E13/cm 2 .
- Other dopant concentrations may also be useful.
- the dopant concentration for example, may depend on the maximum Vbr requirement of the device.
- the drift well extends to a depth deeper than the device isolation region 180 .
- the depth of the drift well is, for example, about 0.5-5 ⁇ m from the top substrate surface 105 a. Other depth dimensions may also be useful.
- the depth for example, may depend on the design voltage of the device.
- the distance from the drain region to the inner edge of the drift well underlapping the transistor gate may determine a drift distance or drift length of the transistor.
- the drift length is, for example, about 0.1-10 ⁇ m. Other suitable dimensions for the drift length may also be useful.
- the drift length of the transistor correlates to the R dson of the device. For example, increasing the drift length also increases the R dson of the device.
- the drift length may be scaled to provide the desired R dson . This, for example, provides a sufficiently high resistance drift region to sustain high voltage applied to the drain.
- the device region includes a RESURF region 120 near to the top surface of the substrate.
- the RESURF region is, for example, a doped region disposed within the first or drift well 160 .
- the RESURF region in one embodiment, includes second polarity type dopants for a first polarity type drift well.
- the first polarity type is, for example, n-type and the second polarity is p-type.
- Other configurations of drift well and RESURF region may also be useful.
- the dopant concentration for the RESURF region may be greater than the dopant concentration of the drift well.
- the RESURF region may be a lightly to intermediately doped p-type region.
- the dopant concentration of the RESURF region is about 1E12-1E13/cm 2 .
- Other dopant concentrations may also be useful.
- the dopant concentrations of the drift well and RESURF region should be selected to achieve the best OFF-state and ON-state performance of the transistor.
- the RESURF region and drift well are designed so that they are substantially mutually depleted of free carriers with a relatively low applied drain voltage. This mutual depletion technique is referred to as Reduced Surface Field (RESURF) and it reduces the electric fields in the HV transistor, allowing for high Vbr to be achieved.
- RESURF Reduced Surface Field
- the RESURF region is formed in between the recessed region and the drain region and underlaps the field structure 150 . In one embodiment, the RESURF region extends beyond the sides of the field structure and aligns with the drain region and the recessed region.
- the RESURF region is, for example, contiguous with the field oxide 187 .
- the RESURF region may include a depth shallower than or the same as the recessed region. For example, the depth of the RESURF region is about 400-4000 ⁇ from the top substrate surface 105 a. Other depth dimensions of the RESURF region may also be useful.
- a second device well 170 is disposed in the substrate within the device region 102 .
- the second device well is disposed adjacent to the first side of the transistor gate 140 .
- the second device well (or body well) encompasses the internal isolation region 185 and the source region 132 , and extends laterally towards the drift well.
- the body well includes second polarity type dopants for a first polarity type transistor.
- the body well includes p-type dopants for a n-type transistor or n-type dopants for a p-type transistor.
- the dopant concentration of the body well may be lower than the dopant concentration of the source and drain regions.
- the body well is lightly to intermediately doped with p-type dopants.
- the dopant concentration of the second device well may be about 1E12-1E14/cm 2 .
- Other dopant concentrations may also be useful.
- the dopant concentration should be sufficient to provide the desired threshold voltage (V TH ) for the HV transistor while preventing punch-through current.
- the body well 170 in one embodiment, includes a depth deeper than the device isolation region 180 .
- the depth of the body well may be about 0.5-10 ⁇ m with respect to the top surface 105 a of the substrate. Other suitable depth dimensions may also be useful.
- the depth of the body well is illustrated as shallower than the depth of the drift well 160 , it is to be understood that the depth of the body well may also be the same as or deeper than the drift well.
- the body well 170 may extend along the channel length direction (or x direction) to about the inner edge of the drift well 160 .
- the inner edge of the body well may be contiguous with the inner edge of the drift well.
- Other configurations of body well and drift well may also be useful.
- the first and second device wells are shown to be contiguous, it is to be understood that the second device well may also extend to encompass the first device well.
- the body well may extend beyond the drift well and include a depth deeper than the drift well.
- the body well extends from a bottom of the device isolation region 180 to underlap a portion of the gate 140 .
- the overlap portion between the gate and the body well determines a length of the channel region of the transistor 130 .
- a length of the channel region is equal to about the distance between the edge of the source region and the inner edge of the body well under the gate.
- the distance of the overlap portion may he scaled to achieve the desired channel length L C .
- the channel length for example, may depend on the technology and design requirements.
- a body well tap or contact 136 may be disposed within the body well 170 .
- the body well tap may facilitate contacting and biasing the body well.
- the body well tap is a second polarity type doped region.
- the body well tap is doped with the same polarity type dopants as the body well.
- the body well tap in one embodiment, is a heavily doped region.
- the body well tap for example, has a dopant concentration of about 1E15-1E17/cm 2 . Other dopant concentrations may also be useful.
- the body well tap for example, is disposed within the body well between the internal isolation region and device isolation region. As shown, the internal isolation region 185 isolates the body well tap 136 from the source region 132 .
- the body well tap 136 includes a depth from the top substrate surface 105 a.
- the depth of the body well tap 136 may be the same or similar to the depth of the drain region 134 . Providing a body well tap having depth dimensions different than that of the drain region may also be useful.
- Metal silicide contacts may be provided on contact regions of the device.
- the metal silicide contacts may be disposed on the S/D regions, body well tap, field structure, and transistor gate.
- the metal silicide contacts may be nickel or nickle-based metal silicide contacts. Other suitable types of metal silicide contacts, including cobalt or cobalt-based metal silicide contacts may also be useful.
- the silicide contacts may be about 50-500 ⁇ thick. Other thicknesses may also be useful.
- metal silicide contacts may also be selectively formed on exposed silicon material during the fabrication process. For example, metal silicide contacts may be formed simultaneously on the exposed S/D regions, body well tap, field structure and transistor gate. Other configurations of metal silicide contacts may also be useful.
- the metal silicide contacts may be employed to reduce contact resistance and facilitate contact to the back-end-of-line (BEOL) metal interconnects.
- BEOL back-end-of-line
- a dielectric layer (not shown) is disposed over the substrate. It is understood that there may be additional layers between the dielectric layer and the substrate, such as an etch stop layer.
- the dielectric layer includes upper and lower portions. The upper portion serves as an intra-metal dielectric (IMD) layer in which conductive lines are formed. The lower portion serves as an interlevel dielectric (ILD) layer in which contact plugs are formed.
- the ILD layer is a pre-metal dielectric (PMD) layer.
- the dielectric layer may be, for example, silicon oxide. Other types of dielectric layers which may serve as the PMD layer may also be used.
- Contact plugs or via plugs, such as tungsten plugs, may be disposed in the PMD layer. The contact plugs are in communication with the terminals or contact regions of the transistor and field structure.
- the body well tap 136 and the field structure 150 are commonly coupled to a conductive or metal line Mx disposed in the IMD layer through contact plugs 190 .
- the body well tap and field structure are coupled to a metal line having a first potential and the source region 132 is coupled to another metal line having a second potential through via plugs.
- the body well tap and field structure are, in one embodiment, biased at a lower voltage than the drain region.
- the voltage values for example, may depend on operation requirements.
- the field structure which is biased at a lower potential relative to the drain reduces surface electric field and gate-to-drain capacitance (or Miller capacitance), thereby improving the Vbr and switching speed.
- the field structure in one embodiment, is biased at a negative voltage in an “off” state and a positive voltage in an “on” state. Such configuration improves both the Vbr and R dson of the HV device.
- Additional dielectric layers may be formed over the PMD and IMD layers.
- the additional dielectric layers include interconnects having contacts and conductive or metal lines formed therein.
- the device may include multiple interconnect levels. The interconnects, for example, provide connections to other contact regions of the device.
- FIGS. 2 a -2 b show various views of another embodiment of a device 200 .
- the device is, for example, an IC.
- FIG. 2 a shows a top view of the device while FIG. 2 b shows a cross-sectional view taken along A-A′ of the device.
- the device 200 is similar to that described in FIGS. 1 a - 1 b. Common elements and features having the same reference numerals may not be described or described in detail. In the interest of brevity, the description of the device 200 below primarily focuses on the difference(s) compared with the device 100 shown in FIGS. 1 a - 1 b.
- the device 200 includes a substrate 105 having a device region 102 surrounded by a device isolation region 180 .
- the device region for example, is a HV device region for a HV transistor 230 , such a LDMOS transistor.
- the device region includes a recessed region 110 .
- the device 200 differs from the device 100 shown in FIGS. 1 a -1 b in that the device 200 includes a transistor 230 having a continuous gate structure disposed over the substrate between the source and drain regions 132 and 134 .
- the continuous gate structure for example, includes a gate electrode 244 which extends from about the source region to overlap a portion of the field oxide 187 .
- the continuous gate structure includes first and second linear gate portions 240 and 250 and a non-linear gate electrode portion 243 coupling the first and second linear gate portions.
- the first linear gate (or first gate) portion is disposed on the HV gate dielectric 142 in the recessed region 110 and the second linear gate (or second gate) portion is disposed on the field oxide 187 over the top substrate surface 105 a.
- the first gate portion 240 serves as the transistor gate and second gate portion 250 serves as a dummy field structure or field plate.
- the second gate portion 250 of the continuous gate structure serves to distribute the electric field across the substrate between the drain region and the gate. This reduces impact ionization at the gate edge, which improves gate dielectric Vbr and allows lower R dson to be obtained.
- the transistor gate electrode and the gate electrode of the dummy field plate are formed of the same gate electrode layer and thickness. Thus, when the transistor gate is biased at a suitable potential, that potential will be commonly coupled to the dummy field plate.
- the device 100 or 200 includes a recessed region 110 .
- the recessed region as described accommodates the source region, gate and channel region of the transistor.
- the device includes a channel region and a source region which are recessed below the top surface of the substrate, resulting in the source and channel regions being disposed at a depth deeper or lower than the drain region.
- This configuration of source, channel and drain regions shifts the substrate current (D C ) away from the silicon and silicon oxide interface and forces the D C to flow through the bulk of the substrate during operation of the device.
- Such configuration minimizes or prevents hot carriers from being trapped at the silicon and silicon oxide interface, which results in reduced HCI degradation. Furthermore, substrate surface scattering effect is reduced or lowered since the current is flowing through the bulk of the substrate. This allows higher carrier mobility to be achieved in the drift region, leading to lower R dson which provides for higher switching speed and better performance. Moreover, providing the RESURF region within the drift well advantageously achieves a double RESURF effect which effectively depletes the drift well during operation. This further improves the Vbr of the device.
- FIGS. 3 a -3 j show cross-sectional views of an embodiment of a process 300 for forming a device.
- the device is, for example, an IC. Other types of devices may also be useful.
- the device formed by process 300 is similar or the same as the device 100 shown in FIGS. 1 a - 1 b. As such, in the interest of brevity, common elements and features having the same reference numerals may not be described or described in detail.
- the substrate can include a silicon substrate, such as lightly doped p-type or n-type substrate.
- a silicon substrate such as lightly doped p-type or n-type substrate.
- Other types of substrates including silicon germanium., germanium, gallium arsenide, or SOI, are also useful.
- the substrate 105 is prepared with a device region 102 and various isolation regions.
- the device region in one embodiment, serves as a device region for a HV transistor, such as a LDMOS transistor. Although one device region is shown, the substrate may also include other regions (not shown) for other types of circuitry, depending on the type of device or IC.
- a device isolation region 180 surrounds the device region. The device isolation region, for example, isolates the device region from other regions.
- the substrate is patterned to form trenches corresponding to locations where the various isolation regions are to be formed.
- the substrate can be etched using etch and mask techniques to form trenches which are then filled with dielectric materials such as silicon oxide.
- CMP Chemical mechanical polishing
- Other processes or materials can also be used to form the STI.
- the isolation region may also be other types of isolation regions.
- a first oxide or a sacrificial oxide layer 390 is formed over the device region.
- the first oxide layer includes a thin silicon oxide layer and is deposited on the top surface 105 a of the substrate.
- the first oxide layer for example, is a pad oxide layer having a thickness of about 100-250 ⁇ . Other suitable thickness may also be useful.
- a thermal process such as thermal oxidation process, may be performed to form the first oxide layer.
- the first oxide layer may also be formed by other suitable processes.
- the first oxide layer for example, may serve as a screen oxide layer for subsequent implant steps.
- a first device well (or drift well) 160 is formed in the substrate.
- the drift well may be implanted with first polarity type dopants for a second polarity type substrate.
- first polarity type is n-type and the second polarity type is p-type.
- Other configurations of drift well and substrate may also be useful.
- ion implantation is performed to dope the drift well with first polarity type dopants.
- a drift well implant mask (not shown) is formed over the first oxide layer 390 .
- the implant mask for example, is a photoresist layer patterned by a lithographic mask to expose a portion of the device region.
- the implant introduces first polarity type dopants into the substrate exposed by the implant mask.
- the dopants are implanted with the appropriate dose and power to form a drift well having the desired dopant concentration and depth with respect to top surface 105 a of the substrate.
- the dopant concentration of the drift well is about 1E12-1E13/cm 2 and the depth of the drift well is about 0.5-5 ⁇ m from the top substrate surface 105 a.
- Other suitable dopant concentration and depth dimensions may also be useful.
- the implant mask may also expose other device regions to form first polarity type wells (not shown) defined therein.
- the process continues to form a second polarity type doped region 120 within the first polarity type drift well 160 .
- the doped region 120 serves as a RESURF region for a first polarity type device.
- the RESURF region in one embodiment, is doped with second polarity type dopants, the opposite type as the drift well.
- the doped region 120 may be doped with second polarity type dopants to form a p-type RESURF region for a n-type drift well.
- Other configurations of RESURF region may also be useful.
- the second polarity type may be n-type and the first polarity type may be p-type.
- the RESURF region may be formed by ion implantation.
- an ion implantation using an implant mask (not shown) which exposes the drift well is performed to implant second polarity type dopants into the substrate.
- the implant mask for example, may be the same as that used to form the drift well. Using separate implant masks for the drift well and RESURF region may also be useful.
- the ion implantation may be performed by implanting second polarity type dopants with suitable implant energy and dosage to form the RESURF region 120 with suitable dopant concentration and depth from the top substrate surface 105 a.
- the RESURF region includes a higher dopant concentration than the drift well.
- the RESURF region includes a depth of about 400-4000 ⁇ from the top surface 105 a of the substrate and a dopant concentration of about 1E12-1E13/cm 2 .
- Other suitable parameters or techniques to form the RESURF region may also be useful.
- the implant mask may also expose other device regions to form second polarity type doped regions (not shown) defined therein. After forming the doped region 120 , the implant mask is removed.
- the process continues to define a recessed region 110 within the device region 102 of the substrate.
- a mask layer 305 is formed on the substrate.
- the mask layer is formed over the first oxide layer 390 .
- the mask layer for example, is a photoresist layer.
- the mask layer is patterned to form an opening 323 , exposing a portion of the substrate where a trench corresponding to the recessed region 110 is to be formed.
- An etch with suitable etch chemistries using the patterned mask layer is performed to remove exposed portions of the first oxide layer and substrate. This, for example, removes a portion of the substrate and RESURF region 120 not covered by the patterned mask layer 305 .
- the exposed substrate portion for example, is recessed or etched to a depth of about 400-4000 ⁇ and forms a recessed surface 110 a which is lower than the top substrate surface 105 a, creating a step profile between the top substrate surface and the recessed surface.
- the desired depth for the trench may be set so that the recessed surface 110 a is approximately at the same level or depth as the RESURF region 120 .
- the recessed surface may also be slightly lower than the bottom of the RESURF region.
- the recessed region includes a substantially planar bottom surface with tapered sidewalls.
- a first side of the recessed region is aligned to the internal isolation region 185 and a second side of the recessed region includes a tapered (or slanted) sidewall defined by the etching process as shown in FIG. 3 c.
- the first side of the recessed region is aligned to the internal isolation region 185 while the second side of the recessed region includes a substantially vertical sidewall.
- Other suitable sidewall profiles may also be useful, depending on the etch process.
- the recessed region may be cleaned after the etch process.
- the exposed recessed surface or inner surface of the recessed region is cleaned to remove any surface damage from the etch process.
- the cleaning of the recessed region may be achieved by exposure to hydrogen plasma. Other suitable techniques for cleaning the recessed region may also be useful.
- an oxide layer is formed, lining the exposed substrate surface of the recessed region 110 .
- the oxide layer serves as a sacrificial oxide layer.
- the oxide layer lining the exposed substrate surface of the recessed region includes the same material as the first oxide layer 390 and is formed using technique as described in FIG. 3 b.
- the oxide layer which lines the recessed surface and the oxide layer which lines the top substrate surface may be collectively referred to as the first oxide layer 390 .
- the oxide layer which lines the top substrate surface and the recessed surface may also serve as a screen oxide layer for subsequent implant steps.
- a second device well (or body well) 170 is formed in the substrate.
- the body well is implanted with opposite polarity type dopants than the type of transistor to be formed.
- the body well is doped with second polarity type dopants for a first polarity type transistor.
- the body well is doped with p-type dopants for n-type transistor or n-type dopants for p-type transistor.
- the body well may be formed by ion implantation.
- a body well implant mask (not shown) is formed over the first oxide layer 390 . To form the body well, the implant mask is patterned to expose a portion of the device region.
- the implant mask for example, is a photoresist layer patterned by a lithographic mask.
- the implant introduces second polarity type dopants into the substrate exposed by the implant mask.
- the dopants are implanted with the appropriate dose and power to form a body well having the desired depth and dopant concentration.
- the dopant concentration of the body well is about 1E12-1E14/cm 2 and the depth of the body well is about 0.5-10 ⁇ m with reference to the top substrate surface 105 a.
- Other suitable dopant concentration and depth dimensions may also be useful.
- the implant ask may also expose other device regions to form second polarity type wells (not shown) defined therein.
- the implant mask is removed after forming the body well.
- a second oxide layer 392 is conformally formed over the first oxide layer 390 to form an oxide stack.
- the second oxide layer 392 serves as a top oxide layer of the oxide stack while the first oxide layer 390 serves as a bottom oxide layer of the oxide stack.
- the first and second oxide layers may be of the same material, such as silicon oxide.
- the second oxide layer 392 for example, may be formed over the first oxide layer by chemical vapor deposition (CVD). Other suitable techniques may also be used to form the oxide layer.
- the second oxide layer includes a thickness where in combination with the thickness of the first oxide layer 390 provides a desired thickness of a field oxide formed over the substrate. For example, the thickness of the oxide stack corresponds to the desired thickness of the field oxide which will be defined later.
- a field oxide mask layer 315 is formed over the oxide stack.
- the mask layer is, for example, a photoresist layer.
- the mask layer is patterned to protect the portion of the oxide stack corresponding to the field oxide. For example, exposed portions of the oxide stack not protected by the patterned mask 315 are removed, while the portion of oxide stack under the patterned mask remains to form the field oxide 187 .
- the thickness of the oxide stack corresponds to the thickness of the field oxide.
- the thickness of the field oxide may, for example, be about 200-5000 ⁇ . Other suitable thicknesses may also be useful.
- the process to remove the oxide stack for example, may include an etching process such as a wet etch or dry etch. Other suitable techniques may also be employed to pattern the oxide stack.
- a surface clean may be performed to prepare the substrate for forming a gate dielectric layer.
- a gate dielectric layer 342 is formed on the substrate.
- the gate dielectric layer is formed on exposed substrate material, such as silicon, as shown in FIG. 3 g.
- the gate dielectric layer includes suitable dielectric materials, such as silicon oxide.
- the gate dielectric layer for example, may be formed by thermal oxidation. Other suitable techniques, such as CVD may also be useful.
- the gate dielectric layer forms the HV gate dielectric layer of a HV transistor.
- the portion of gate dielectric layer within the recessed region corresponds to the HV gate dielectric 142 .
- the thickness of the HV gate dielectric may be about 50-500 ⁇ . Other suitable thickness may also be useful.
- the substrate may be annealed in a nitrogen ambient to improve the quality of the gate dielectric.
- a gate electrode layer 354 is conformally formed over the substrate and covers the gate dielectric layer 342 .
- the gate electrode layer may be a silicon layer.
- the silicon layer for example, may be a polysilicon layer.
- the thickness of the gate electrode layer may be about 500-5000 ⁇ . Other suitable thickness dimensions may also be useful.
- the gate electrode layer may be formed by, for example, CVD. Other suitable techniques for forming the gate electrode layer may also be useful.
- the gate electrode layer may be formed as an amorphous or non-amorphous layer. In the case of an amorphous layer, an anneal may be performed to form a polycrystalline silicon layer. Other configurations of gate electrode layer may also be useful.
- the gate electrode layer is patterned to form first and second gate electrode structures 144 and 154 .
- Patterning the gate electrode layer may be achieved by mask and etch techniques.
- a patterned gate mask (not shown) may be provided over the substrate to protect portions of the gate electrode layer corresponding to the transistor gate 140 and field structure 150 . Exposed portions of the gate electrode layer are removed using an anisotropic etch, such as a RIE.
- the gate electrode layer may also be patterned to form gates of other transistors in other device regions. Other techniques for patterning the layer may also be useful.
- the gate mask is removed by, for example, ashing.
- sidewall spacers 148 may be formed on the sidewalls of the gate 140 and field structure 150 .
- a dielectric layer is deposited on the substrate.
- the dielectric layer may be silicon oxide. Other types of dielectric material, such as silicon nitride, or a combination of several layers of different materials, may also be used.
- the dielectric layer may be formed by CVD.
- the dielectric layer may also be formed using other techniques.
- the thickness of the dielectric layer may be, for example, about 50-250 nm. Other thickness for the dielectric layer may also be useful. The thickness, for example, may depend on the desired width of the spacers.
- An anisotropic etch, such as RIE may be performed to remove horizontal portions of the dielectric layer, leaving spacers on the sidewalls of the gate.
- the spacer may be formed from multiple dielectric layers.
- source and drain regions 132 and 134 are formed in the substrate.
- the source and drain regions include first polarity type dopants for a first polarity type transistor.
- the source and drain regions are formed by ion implantation.
- the implant may employ a source/drain (S/D) implant mask (not shown) having openings which expose portions of the substrate where the source and drain regions are to be formed.
- S/D source/drain
- the source region 132 is formed adjacent to the first side of the gate 140 while the drain region 134 is formed at a distance away from the second side of the gate.
- the drain region for example, is formed in the exposed substrate portion in between the field oxide 187 and device isolation region 180 .
- the implant mask may be a photoresist mask.
- the implant mask also protects a body well contact region 136 of the substrate.
- the S/D implant mask may also expose source and drain regions of other first polarity type transistors to form source and drain as well as first polarity type well contact regions to form first polarity type body well taps.
- the S/D regions are implanted to a depth below the substrate surface.
- the source region is implanted to a depth below the recessed surface 110 a of the recessed region 110 while the drain region is implanted to a depth below the top surface 105 a of the substrate.
- the depth for example, may be about 0.1-0.4 ⁇ m.
- Providing S/D regions having other depths may also be useful. Suitable implant parameters may be used to form the S/D regions, depending on implant species and junction requirements.
- An anneal is performed to diffuse and activate the dopants.
- S/D extension regions may be selectively formed before forming the transistor S/D regions 132 and 134 .
- the source region 132 may include a LDS region extending beyond the source region to underlap a portion of the gate 140 .
- Forming the LDS region includes implanting first polarity type dopants into the substrate for a first polarity type transistor. The process may also form S/D extension regions of first type transistors in other device regions.
- the gate regions may be doped at the same time as the source and drain regions.
- the first polarity type S/D implant may be used to dope the gates of NMOS transistors. After the source and drain are formed, the S/D implant mask is removed.
- a body well tap or contact 136 is formed in the device region, as shown.
- the body well tap 136 is formed within the body well 170 and isolated from the source region by the internal isolation region 185 .
- the body well tap is a heavily doped region having second polarity type dopants.
- the body well tap for example, may be formed when forming second polarity type source and drain regions for second polarity type transistors in other device regions (not shown).
- An implant mask (not shown), such as photoresist, may be used to perform the implant to form the body well tap.
- the implant mask may also expose S/D regions of second polarity type transistors to form second polarity type source and drain regions (not shown). After the implant, the implant mask is removed.
- the process continues to form the device as shown in FIGS. 1 a - 1 b.
- the process may continue to form metal silicide contacts (not shown) and contacts or via plugs 190 .
- metal silicide contacts Prior to forming the metal silicide contacts, the exposed portions of gate dielectric layer 342 on the top substrate surface 105 a are removed by mask and etch techniques. For example, the gate dielectric layer over the source and drain regions 132 and 134 as well as over the body well tap 136 are removed prior to the formation of metal silicide contacts.
- Silicide contacts are formed on terminals or contact regions of the transistor. For example, the silicide contacts are formed on the gate, field structure, S/D regions and body well tap of the transistor.
- the metal silicide contacts may be cobalt silicide (CoSi). Other types of metal silicide contacts may also be useful.
- the metal silicide contacts may include titanium, nickel, or other suitable silicide materials.
- the silicide contacts can be formed by physical vapor deposition (PVD). Other types of contacts that can be formed by other types of processes can also be used.
- the silicide contacts are self-aligned to the contact regions. This ensures that the complete surfaces of the S/D regions, body well tap, gate and field structure are silicided. Front-end-of-line (FEOL) processing, for example, may be completed after silicide formation.
- the metal silicide contacts may be employed to reduce contact resistance and facilitate contact to the back-end-of-line (BEOL) metal interconnects.
- a dielectric layer (not shown) is formed on the substrate covering the transistor and the field structure.
- the dielectric layer serves as an interconnect dielectric layer in which interconnects are formed to couple to the various contact regions or terminals of the transistor and field structure.
- the dielectric layer for example, is a silicon oxide layer. Other types of dielectric materials are also useful.
- the dielectric layer includes upper and lower portions. The upper portion serves as an intra-metal dielectric (IMD) layer in which conductive lines are formed. The lower portion serves as an interlevel dielectric (ILD) layer in which contact plugs are formed.
- the ILD layer is a pre-metal dielectric (PMD) layer in which contact plugs are formed to contact regions on the substrate, such as the contact regions of the transistor, including the source, drain, gate and field structure.
- the upper and lower portions of the dielectric layer are separate portions.
- the conductive lines and contact plugs formed in the upper and lower portions are formed using separate processes, such as single damascene processes.
- via openings are formed in the PMD layer using, for example, mask and etch processes such as RIE.
- the via opening are filled with a conductive material and excess conductive material is removed by, for example, CMP to form a planar top surface with exposed contact plugs in the via openings.
- IMD layer is formed over the PMD layer. Trenches are formed in the IMD layer using mask and etch processes. The trenches correspond to conductive or metal lines and are in communication with contact plugs in the PMD layer.
- the trenches are filled with conductive material and excess conductive material is removed by, for example, CMP, to provide a planar top surface with exposed conductive lines.
- CMP CMP
- Other suitable techniques may also be employed to form the contact plugs and conductive lines.
- RIE technique may be used or a combination of RIE and damascene technique may also be useful.
- the conductive material of the plugs and lines may be different.
- the contact plugs are tungsten (W) plugs while the conductive lines are copper lines.
- W tungsten
- Other suitable types of conductive material may also be useful.
- Contact plugs are formed in the PMD layer and are coupled to source, drain, well tap, gate and field structure.
- Contact plugs 190 coupled to the body well tap 136 and the field structure 150 are as illustrated in FIG. 3 j, while contact plugs coupled to the gate and S/D regions are not shown.
- the contact plugs coupled to the body well tap and field structure are commonly coupled to a conductive or metal line Mx in upper portion of the dielectric layer.
- the body well tap and the field structure for example, are interconnected to a low potential or voltage source which is lower than the voltage values provided to the drain.
- Additional processes may be performed to complete the device. Such processes may include forming additional interlevel dielectric (ILD) layers, contact plugs, interconnect metal levels, final passivation, dicing, packaging and testing.
- ILD interlevel dielectric
- FIGS. 4 a -4 c show cross-sectional views of another embodiment of a process 400 for forming a device.
- the device formed by process 400 is the same as the device 200 shown in FIG. 2 a - 2 b and the process 400 is similar to the process 300 as described in FIGS. 3 a - 3 j.
- process 400 is similar to the process 300 as described in FIGS. 3 a - 3 j.
- common elements and features having same reference numerals and common processes may not be described or described in detail.
- the process is at the same stage as that described in FIG. 3 g.
- the substrate is processed to include device and internal isolation regions as well as drift well, body well and RESURF region.
- the substrate in one embodiment, is processed to include a recessed region 110 having a recessed surface 110 a disposed lower than the top surface 105 a of the substrate.
- a HV gate dielectric layer 142 is formed in the recessed region and a field oxide 187 is formed over a portion of the RESURF region 120 .
- a gate electrode layer 354 is conformally formed over the substrate as shown in FIG. 4 a.
- the gate electrode layer 354 is patterned to form a continuous gate structure. Patterning the gate electrode layer may be achieved by mask and etch techniques. For example, a patterned gate mask (not shown) may be provided on the substrate to protect a continuous portion of the gate electrode layer which partially overlaps the body well, drift well and the field oxide. Exposed portions of the gate electrode layer are removed to form the continuous gate structure as shown. The remaining gate electrode layer protected by the gate mask, for example, forms a continuous gate electrode 244 which extends from about the source region defined herein to overlap a portion of the field oxide 187 as shown in FIG. 4 b .
- the gate electrode layer may also be patterned to form gates of other transistors in other device regions (not shown). Patterning the gate electrode layer, for example, may be achieved using an anisotropic etch, such as a RIE. Other techniques for patterning the gate electrode layer may also be useful. After patterning the gate, the gate mask is removed by, for example, ashing.
- the process may continue as described in FIGS. 3 i -3 j to form the device 200 as shown and as described in FIGS. 2 a - 2 b.
- the process may continue to form sidewall spacers 148 , source and drain regions 132 and 134 , body well tap 136 , dielectric layer (not shown), contact plugs (not shown) and metal lines.
- the continuous gate structure 240 and the body well tap 136 are separately biased.
- the gate structure and body well tap are coupled to separate metal lines for biasing.
- FIGS. 3 a -3 j and FIGS. 4 a -4 c include similar or the same advantages as described earlier. Moreover, the process as described in FIGS. 3 a -3 j or FIGS. 4 a -4 c are highly compatible with CMOS processing.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
- Lateral Double-Diffused (LD) transistors have been widely employed in high voltage applications. One factor which affects the performance of the LD transistors is the drain-to-source on-resistance (Rdson). Higher Rdson undesirably results in reduced switching speeds and more energy loss during switching. Various techniques have been employed to design LD transistors with reduced Rdson. However, conventional LD transistors may be susceptible to the degradation effects associated with hot carrier injection (HCI). For example, impact ionization generated hot carriers may be easily trapped at the silicon and silicon oxide interface regions along the substrate current path. The trapped hot carriers generate defects in the oxide and at the silicon and silicon oxide interface. This compromises device reliability.
- From the foregoing, it is desirable to provide reliable low Rdson devices with reduced HCI effects.
- Embodiments generally relate to semiconductor devices and methods for forming a semiconductor device. In one embodiment, a method for forming a high voltage device is disclosed. The method includes providing a substrate having top and bottom surfaces. The substrate is defined with a device region and a recessed region disposed within the device region. The recessed region includes a recessed surface disposed lower than the top surface of the substrate. A transistor is formed over the substrate. Forming the transistor includes forming a gate at least over the recessed surface and forming a source region adjacent to a first side of the gate below the recessed surface. The source region extends from the recessed surface into a portion of the substrate. Forming the transistor also includes forming a drain region displaced away from a second side of the gate. The drain region extends from the top surface of the substrate into a portion of the substrate. First and second device wells are formed in the substrate within the device region. The first device well encompasses the drain region and the second device well encompasses the source region.
- In another embodiment, a high voltage device is disclosed. The high voltage device includes a substrate having top and bottom surfaces. The substrate is defined with a device region and a recessed region disposed within the device region. The recessed region includes a recessed surface disposed lower than the top surface of the substrate. A transistor is disposed over the substrate. The transistor includes a gate disposed at least over the recessed surface and a source region disposed adjacent to a first side of the gate below the recessed surface. The source region extends from the recessed surface into a portion of the substrate. The transistor also includes a drain region displaced away from a second side of the gate. The drain region extends from the top surface of the substrate into a portion of the substrate. First and second device wells are disposed in the substrate within the device region. The first device well encompasses the drain region and the second device well encompasses the source region.
- In yet another embodiment, a method for forming a high voltage device is disclosed. The method includes providing a substrate having top and bottom major surfaces. The substrate is defined with a recessed region. A transistor is formed over the substrate. Forming the transistor includes forming a gate at least over the recessed surface and forming a source region adjacent to a first side of the gate. The source region is disposed directly below a recessed surface of the recessed region. Forming the transistor also includes forming a drain region displaced away from a second side of the gate. First and second device wells are formed in the substrate. The first device well encompasses the drain region and underlaps a portion of the recessed region while the second device well encompasses the source region and underlaps another portion of the recessed region. A field oxide is formed on the top major surface of the substrate and positioned between the gate of the transistor and the drain region. A doped region is formed within the first device well. The doped region underlaps the field oxide.
- These and other advantages and features of the embodiments herein disclosed, will become apparent through reference to the following description and the accompanying drawings. Furthermore, it is to be understood that the features of the various embodiments described herein are not mutually exclusive and can exist in various combinations and permutations.
- In the drawings, like reference characters generally refer to the same parts throughout the different views. Also, the drawings are not necessarily to scale, emphasis instead generally being placed upon illustrating the principles of various embodiments. In the following description, various embodiments of the present disclosure are described with reference to the following, in which:
-
FIGS. 1a-1b show various views of an embodiment of a device. For example,FIG. 1a shows a top view of the device andFIG. 1b shows a cross-sectional view of the device; -
FIGS. 2a-2b show various views of another embodiment of a device. For example,FIG. 2a shows a top view of the device andFIG. 2b shows a cross-sectional view of the device; -
FIGS. 3a-3j show cross-sectional views of an embodiment of a process for forming a device; and -
FIGS. 4a-4c show cross-sectional views of another embodiment of a process for forming a device. - Embodiments generally relate to semiconductor devices or integrated circuits (ICs). More particularly, embodiments relate to high voltage (HV) devices. For example, the HV devices include HV transistors. The HV transistors, for example, include lateral double-diffused metal oxide semiconductor (LDMOS) transistors. The HV devices can be employed as switching voltage regulators for power management applications. The HV transistors can be easily integrated into devices or ICs. The devices or ICs can be incorporated into or used with, for example, consumer electronic products, and particularly portable consumer products such as smart phones, mobile phones, tablets, TV displays and personal digital assistants (PDA).
-
FIGS. 1a-1b show various views of an embodiment of adevice 100. The device is, for example, an IC.FIG. 1a shows a top view of the device whileFIG. 1b shows a cross-sectional view taken along A-A′ of the device. - In one embodiment, the
device 100 includes asubstrate 105. The substrate, for example, is a silicon substrate. Other types of substrates, such as silicon germanium, germanium, gallium arsenide, or crystal-on-insulator (COI) such as silicon-on-insulator (SOI), are also useful. The substrate may be a doped substrate. In one embodiment, the substrate is lightly doped with second polarity type dopants. For example, the second polarity type may be p-type. Providing a substrate with other types of dopants, or dopant concentrations, as well as an undoped substrate, may also be useful. - The device may include doped regions having different dopant concentrations. For example, the device may include heavily doped (x−), intermediately doped (x) and lightly doped (x−) regions, where x is the polarity type which can he p or n. A lightly doped region may have a dopant concentration of about 1E11-1E13/cm2, an intermediately doped region may have a dopant concentration of about 1E13-1E15/cm2, and a heavily doped region may have a dopant concentration of about 1E15-1E17/cm2. Providing other dopant concentrations for the different types of doped regions may also be useful. For example, the ranges may be varied, depending on the technology node. P-type dopants may include boron (B), aluminum (Al), indium (In), or a combination thereof, while n-type dopants may include phosphorous (P), arsenic (As), antimony (Sb), or a combination thereof.
- The substrate includes a
device region 102. The device region, for example, is a high voltage (HV) device region for a HV device, such as aHV transistor 130. In one embodiment, the HV transistor includes a LDMOS transistor. Providing other types of devices in the device region may also be useful. The substrate may also include regions for other types of circuitry, depending on the type of device or IC. For example, the device may also include regions for intermediate voltage (IV) and low voltage (LV) devices as well as an array region for memory devices. - Isolation regions may be provided for isolating or separating different device regions of the substrate. The isolation regions, for example, include
device isolation region 180 andinternal isolation region 185. In one embodiment, thedevice region 102 is isolated from other regions by adevice isolation region 180. For example, thedevice isolation region 180 surrounds thedevice region 102. The device region may be an active region of thedevice 100. As for theinternal isolation region 185, it is disposed within thedevice isolation region 180. The isolation regions are, in one embodiment, shallow trench isolation (STI) regions. A STI region includes an isolation trench filled with isolation or dielectric materials. Other types of isolation regions may also be employed. The STI region, for example, extends to a depth of about 2000-5000 Å from atop surface 105 a of the substrate. Providing isolation regions having other depth dimensions may also be useful. For example, the isolation region may be a deep trench isolation (DTI) region. The dimensions, for example, may depend on isolation requirements. The isolation region may include a top surface which is substantially planar with thetop surface 105 a of the substrate. - In one embodiment, the
device region 102 includes a recessedregion 110. In one embodiment, a portion of the substrate is recessed to a depth shallower than thetop surface 105 a of the substrate and top surface of the isolation regions to form the recessed region. This forms a step profile between thetop substrate surface 105 a and the recessedsurface 110 a. As shown, the recessedregion 110 traverses the device region along a channel width direction (or z direction). In one embodiment, the recessed region extends from an inner edge of theinternal isolation region 185 and is sufficiently wide to accommodate at least asource region 132 and agate 140 of the HV transistor, and partially overlaps first andsecond device wells region 110, as shown, includes a trench having a substantially planar bottom surface or base and tapered sidewalls. In other embodiments, the trench defined by the recessed region may have a substantially planar bottom surface and vertical sidewalls. The recessed region, for example, is disposed at a depth measured from thetop substrate surface 105 a to the recessedsurface 110 a. The recessed region, for example, is disposed at a depth of, for example, about 400-4000 Å measured from thetop surface 105 a of the substrate. Other suitable depths may also be useful. Preferably, the recessed region is disposed at the same depth as or deeper than a depth or bottom of theRESURF region 120 as will be described later. - As described, the
device 100 includes aHV transistor 130, such as a LDMOS transistor. The HV transistor includes agate 140 disposed on the surface of the substrate. In one embodiment, thegate 140 is disposed in the recessedregion 110 and traverses the recessed region along the channel width direction. The gate, for example, includes a gate length along a channel length direction. The channel width direction is in the z direction while the channel length direction is in the x direction. The x and z directions, for example, are orthogonal to each other. As illustrated, thegate 140 is a gate conductor of a HV transistor. The gate, for example, may also be a gate conductor which forms gates of multiple transistors not shown). For example, the gate conductor may traverse a plurality of device regions separated by isolation regions. For example, a plurality of transistors may have a common gate formed by the gate conductor. Other configurations of gate conductors may also be useful. - The gate, for example, includes a
gate electrode 144 over agate dielectric 142. In one embodiment, the gate dielectric lines the exposed substrate surface in the trench of the recessedregion 110. The gate dielectric, for example, may be silicon oxide while the gate electrode may be polysilicon. The gate dielectric, for example, may be a HV gate dielectric having a thickness of about 50-500 Å while the gate electrode may be about 500-5000 Å thick. A HV gate dielectric having other suitable thicknesses may also be useful. For example, the HV gate dielectric thickness may depend on a maximum operation voltage. Other suitable configurations of HV gate may also be useful. In some embodiments, the gate electrode may be a doped electrode. For example, the gate electrode may be polysilicon doped with first polarity type dopants. Other suitable types of gate dielectric and gate electrode as well as thicknesses may also be useful. - The
transistor 130 also includes first and second doped regions disposed in the substrate adjacent to the first and second sides of thegate 140. For example, the firstdoped region 132 serves as the source region and the seconddoped region 134 serves as the drain region. Other configurations of source/drain (S/D) regions may also be useful. The S/D regions of the transistor are heavily doped regions with first polarity type dopants. The polarity type determines the type of the transistor. For example, the first polarity type may be n-type for a n-type transistor or p-type for a p-type transistor. The first and second S/D regions - In one embodiment, the
source region 132 is disposed below the recessedsurface 110 a adjacent to the first side of thegate 140 and underlaps a portion of the gate. The underlap portion should be sufficient for the source region to be in communication with a channel region located under the gate. As for thedrain region 134, it is laterally displaced a distance away from the second side of the gate. As shown, thesource region 132 extends from the recessedsurface 110 a into the substrate while thedrain region 134 extends from thetop substrate surface 105 a into the substrate. The depth of thesource region 132 with respect to the recessedsurface 110 a and the depth of thedrain region 134 with respect to thetop substrate surface 105 a may be about 0.1-0.4 μm. Other suitable depth dimensions may also be useful. - In one embodiment, the portion of the source region which underlaps the gate may be a S/D extension region (not shown). The S/D extension region is, for example, a lightly doped source (LDS) region extending beyond the source region to underlap a portion of the
transistor gate 140. The LDS region may include first polarity type dopants for a first type transistor. Other configurations of LDS region may also be useful. In some cases, the S/D extension region may include a halo region extending beyond the LDS region and underlapping, the gate. The halo region may be a second polarity type doped region for a first polarity type transistor. Other configurations of S/D extension region may also be useful. - In one embodiment, the device includes a
field structure 150. The field structure, for example, may serve as a drain field plate (DFP). The field structure is disposed over thetop substrate surface 105 a adjacent to the second side of thegate 140. For example, the field structure is disposed in between the second side of the gate of the transistor and the drain region. The field structure includes afield oxide 187 disposed on the top surface of the substrate and agate electrode 154 disposed on the field oxide. The length of the field oxide of the field structure along the channel length direction is, for example, about 0.1-5 μm and the thickness of the field oxide is about 200-5000 Å. The thickness of thefield oxide 187, for example, is greater than the thickness of theHV gate dielectric 142. The thickness of the field oxide may depend on design and process requirements. Thefield oxide 187 may be disposed along the z direction between thegate 140 and drainregion 134. The field oxide, for example, displaces the drain region from the gate. Thegate electrode 154, in one embodiment, includes a gate length along the channel length direction and a gate electrode thickness. For example, thegate electrode 154 may have a length of about 0.1-5 μm and a thickness of about 500-5000 Å. Other suitable lengths and thicknesses for the gate electrode of the field structure may also be useful. As shown, the field oxide extends laterally beyond the second side of thegate electrode 154 to about an inner edge of the drain region. The field structure may serve to distribute the electric field across the substrate between the drain region and the gate. This reduces impact ionization at the gate edge, which improves gate dielectric breakdown voltage (Vbr) and allows lower Rdson with higher breakdown voltage to be obtained. - In one embodiment, forming the
transistor gate 140 may also form thefield structure 150. For example, a gate electrode layer may be patterned to form the gate electrodes of the transistor gate and field structure simultaneously. In such cases, the gate electrodes of the transistor gate andfield structure -
Dielectric spacers 148 may be provided on the sidewalk of thetransistor gate 140 andfield structure 150. The spacers, for example, may be silicon oxide spacers. Other types of dielectric materials may also be useful, such as silicon nitride or a combination of dielectric materials or layers. For example, the spacers may be composite spacers. A composite spacer may include an offset spacer and main spacer. The offset spacer may facilitate forming the S/D extension regions while the main spacers facilitate forming the heavily doped S/D regions. Other configurations of spacers may also be useful. For example, the spacers may be single-layer spacers. - A first device well 160 is disposed in the substrate within the device region. The first device well serves as a drift region or well. For example, the drift well is disposed adjacent to the second side of the
transistor gate 140. As shown inFIG. 1 b, the drift well encompasses thedrain region 134. The drift well connects the drain region to a channel region under the gate. In one embodiment, the drift well underlaps the transistor gate sufficiently to provide the desired Rdson resistance and drive current. The length of the overlap between the transistor gate and the drift well, for example, may depend on design requirements. - The first device well (or drift well) 160 includes transistor type dopants. For example, the drift well includes n-type dopants for a n-type transistor or p-type dopants for a p-type transistor. In one embodiment, the dopant concentration of the drift well is less than the source and drain regions, and higher than the substrate. For example, the dopant concentration of the drift well is about 1E12-1E13/cm2. Other dopant concentrations may also be useful. The dopant concentration, for example, may depend on the maximum Vbr requirement of the device. In one embodiment, the drift well extends to a depth deeper than the
device isolation region 180. The depth of the drift well is, for example, about 0.5-5 μm from thetop substrate surface 105 a. Other depth dimensions may also be useful. The depth, for example, may depend on the design voltage of the device. - The distance from the drain region to the inner edge of the drift well underlapping the transistor gate may determine a drift distance or drift length of the transistor. The drift length is, for example, about 0.1-10 μm. Other suitable dimensions for the drift length may also be useful. The drift length of the transistor correlates to the Rdson of the device. For example, increasing the drift length also increases the Rdson of the device. The drift length may be scaled to provide the desired Rdson. This, for example, provides a sufficiently high resistance drift region to sustain high voltage applied to the drain.
- In one embodiment, the device region includes a
RESURF region 120 near to the top surface of the substrate. The RESURF region is, for example, a doped region disposed within the first or drift well 160. The RESURF region, in one embodiment, includes second polarity type dopants for a first polarity type drift well. The first polarity type is, for example, n-type and the second polarity is p-type. Other configurations of drift well and RESURF region may also be useful. The dopant concentration for the RESURF region may be greater than the dopant concentration of the drift well. In one embodiment, the RESURF region may be a lightly to intermediately doped p-type region. For example, the dopant concentration of the RESURF region is about 1E12-1E13/cm2. Other dopant concentrations may also be useful. The dopant concentrations of the drift well and RESURF region should be selected to achieve the best OFF-state and ON-state performance of the transistor. In addition, the RESURF region and drift well are designed so that they are substantially mutually depleted of free carriers with a relatively low applied drain voltage. This mutual depletion technique is referred to as Reduced Surface Field (RESURF) and it reduces the electric fields in the HV transistor, allowing for high Vbr to be achieved. - In one embodiment, the RESURF region is formed in between the recessed region and the drain region and underlaps the
field structure 150. In one embodiment, the RESURF region extends beyond the sides of the field structure and aligns with the drain region and the recessed region. The RESURF region is, for example, contiguous with thefield oxide 187. The RESURF region may include a depth shallower than or the same as the recessed region. For example, the depth of the RESURF region is about 400-4000 Å from thetop substrate surface 105 a. Other depth dimensions of the RESURF region may also be useful. - A second device well 170 is disposed in the substrate within the
device region 102. For example, the second device well is disposed adjacent to the first side of thetransistor gate 140. In one embodiment, the second device well (or body well) encompasses theinternal isolation region 185 and thesource region 132, and extends laterally towards the drift well. The body well includes second polarity type dopants for a first polarity type transistor. For example, the body well includes p-type dopants for a n-type transistor or n-type dopants for a p-type transistor. The dopant concentration of the body well may be lower than the dopant concentration of the source and drain regions. In one embodiment, the body well is lightly to intermediately doped with p-type dopants. For example, the dopant concentration of the second device well may be about 1E12-1E14/cm2. Other dopant concentrations may also be useful. The dopant concentration should be sufficient to provide the desired threshold voltage (VTH) for the HV transistor while preventing punch-through current. - The body well 170, in one embodiment, includes a depth deeper than the
device isolation region 180. The depth of the body well may be about 0.5-10 μm with respect to thetop surface 105 a of the substrate. Other suitable depth dimensions may also be useful. Although the depth of the body well is illustrated as shallower than the depth of the drift well 160, it is to be understood that the depth of the body well may also be the same as or deeper than the drift well. - In one embodiment, the body well 170 may extend along the channel length direction (or x direction) to about the inner edge of the drift well 160. For example, the inner edge of the body well may be contiguous with the inner edge of the drift well. Other configurations of body well and drift well may also be useful. Although the first and second device wells are shown to be contiguous, it is to be understood that the second device well may also extend to encompass the first device well. For example, the body well may extend beyond the drift well and include a depth deeper than the drift well.
- As shown, the body well extends from a bottom of the
device isolation region 180 to underlap a portion of thegate 140. In one embodiment, the overlap portion between the gate and the body well determines a length of the channel region of thetransistor 130. For example, a length of the channel region is equal to about the distance between the edge of the source region and the inner edge of the body well under the gate. The distance of the overlap portion may he scaled to achieve the desired channel length LC. The channel length, for example, may depend on the technology and design requirements. - A body well tap or contact 136 may be disposed within the body well 170. The body well tap may facilitate contacting and biasing the body well. The body well tap is a second polarity type doped region. For example, the body well tap is doped with the same polarity type dopants as the body well. The body well tap, in one embodiment, is a heavily doped region. The body well tap, for example, has a dopant concentration of about 1E15-1E17/cm2. Other dopant concentrations may also be useful. The body well tap, for example, is disposed within the body well between the internal isolation region and device isolation region. As shown, the
internal isolation region 185 isolates the body well tap 136 from thesource region 132. This arrangement allows the body well to be biased independently from the source region, such that the body well tap voltage may be different from the source voltage. The body well tap 136, for example, includes a depth from thetop substrate surface 105 a. The depth of the body well tap 136 may be the same or similar to the depth of thedrain region 134. Providing a body well tap having depth dimensions different than that of the drain region may also be useful. - Metal silicide contacts (not shown) may be provided on contact regions of the device. For example, the metal silicide contacts may be disposed on the S/D regions, body well tap, field structure, and transistor gate. The metal silicide contacts, for example, may be nickel or nickle-based metal silicide contacts. Other suitable types of metal silicide contacts, including cobalt or cobalt-based metal silicide contacts may also be useful. The silicide contacts may be about 50-500 Å thick. Other thicknesses may also be useful. Alternatively, metal silicide contacts may also be selectively formed on exposed silicon material during the fabrication process. For example, metal silicide contacts may be formed simultaneously on the exposed S/D regions, body well tap, field structure and transistor gate. Other configurations of metal silicide contacts may also be useful. The metal silicide contacts may be employed to reduce contact resistance and facilitate contact to the back-end-of-line (BEOL) metal interconnects.
- A dielectric layer (not shown) is disposed over the substrate. It is understood that there may be additional layers between the dielectric layer and the substrate, such as an etch stop layer. The dielectric layer includes upper and lower portions. The upper portion serves as an intra-metal dielectric (IMD) layer in which conductive lines are formed. The lower portion serves as an interlevel dielectric (ILD) layer in which contact plugs are formed. In one embodiment, the ILD layer is a pre-metal dielectric (PMD) layer. The dielectric layer may be, for example, silicon oxide. Other types of dielectric layers which may serve as the PMD layer may also be used. Contact plugs or via plugs, such as tungsten plugs, may be disposed in the PMD layer. The contact plugs are in communication with the terminals or contact regions of the transistor and field structure.
- As shown, the body well tap 136 and the
field structure 150 are commonly coupled to a conductive or metal line Mx disposed in the IMD layer through contact plugs 190. For example, the body well tap and field structure are coupled to a metal line having a first potential and thesource region 132 is coupled to another metal line having a second potential through via plugs. This allows the body well tap and field structure to be commonly biased at voltage values different from the drain region. The body well tap and field structure are, in one embodiment, biased at a lower voltage than the drain region. The voltage values, for example, may depend on operation requirements. In one embodiment, the field structure which is biased at a lower potential relative to the drain reduces surface electric field and gate-to-drain capacitance (or Miller capacitance), thereby improving the Vbr and switching speed. The field structure, in one embodiment, is biased at a negative voltage in an “off” state and a positive voltage in an “on” state. Such configuration improves both the Vbr and Rdson of the HV device. - Additional dielectric layers (not shown) may be formed over the PMD and IMD layers. The additional dielectric layers include interconnects having contacts and conductive or metal lines formed therein. The device may include multiple interconnect levels. The interconnects, for example, provide connections to other contact regions of the device.
-
FIGS. 2a-2b show various views of another embodiment of adevice 200. The device is, for example, an IC.FIG. 2a shows a top view of the device whileFIG. 2b shows a cross-sectional view taken along A-A′ of the device. Thedevice 200 is similar to that described inFIGS. 1a -1 b. Common elements and features having the same reference numerals may not be described or described in detail. In the interest of brevity, the description of thedevice 200 below primarily focuses on the difference(s) compared with thedevice 100 shown inFIGS. 1a -1 b. - As shown in
FIGS. 2a -2 b, thedevice 200 includes asubstrate 105 having adevice region 102 surrounded by adevice isolation region 180. The device region, for example, is a HV device region for aHV transistor 230, such a LDMOS transistor. The device region includes a recessedregion 110. - The
device 200 differs from thedevice 100 shown inFIGS. 1a-1b in that thedevice 200 includes atransistor 230 having a continuous gate structure disposed over the substrate between the source and drainregions gate electrode 244 which extends from about the source region to overlap a portion of thefield oxide 187. In one embodiment, the continuous gate structure includes first and secondlinear gate portions gate electrode portion 243 coupling the first and second linear gate portions. The first linear gate (or first gate) portion is disposed on the HV gate dielectric 142 in the recessedregion 110 and the second linear gate (or second gate) portion is disposed on thefield oxide 187 over thetop substrate surface 105 a. Thefirst gate portion 240 serves as the transistor gate andsecond gate portion 250 serves as a dummy field structure or field plate. In such case, thesecond gate portion 250 of the continuous gate structure serves to distribute the electric field across the substrate between the drain region and the gate. This reduces impact ionization at the gate edge, which improves gate dielectric Vbr and allows lower Rdson to be obtained. In one embodiment, the transistor gate electrode and the gate electrode of the dummy field plate are formed of the same gate electrode layer and thickness. Thus, when the transistor gate is biased at a suitable potential, that potential will be commonly coupled to the dummy field plate. - The embodiments as described in
FIGS. 1a-1b andFIGS. 2a-2b result in various advantages. As described, thedevice region 110. The recessed region, as described accommodates the source region, gate and channel region of the transistor. For example, as shown, the device includes a channel region and a source region which are recessed below the top surface of the substrate, resulting in the source and channel regions being disposed at a depth deeper or lower than the drain region. This configuration of source, channel and drain regions shifts the substrate current (DC) away from the silicon and silicon oxide interface and forces the DC to flow through the bulk of the substrate during operation of the device. Such configuration minimizes or prevents hot carriers from being trapped at the silicon and silicon oxide interface, which results in reduced HCI degradation. Furthermore, substrate surface scattering effect is reduced or lowered since the current is flowing through the bulk of the substrate. This allows higher carrier mobility to be achieved in the drift region, leading to lower Rdson which provides for higher switching speed and better performance. Moreover, providing the RESURF region within the drift well advantageously achieves a double RESURF effect which effectively depletes the drift well during operation. This further improves the Vbr of the device. -
FIGS. 3a-3j show cross-sectional views of an embodiment of aprocess 300 for forming a device. The device is, for example, an IC. Other types of devices may also be useful. The device formed byprocess 300 is similar or the same as thedevice 100 shown inFIGS. 1a -1 b. As such, in the interest of brevity, common elements and features having the same reference numerals may not be described or described in detail. - Referring to
FIG. 3a , asubstrate 105 is provided. The substrate can include a silicon substrate, such as lightly doped p-type or n-type substrate. Other types of substrates, including silicon germanium., germanium, gallium arsenide, or SOI, are also useful. Providing a substrate with other types of dopants or dopant concentrations as well as an undoped substrate, may also be useful. - The
substrate 105 is prepared with adevice region 102 and various isolation regions. The device region, in one embodiment, serves as a device region for a HV transistor, such as a LDMOS transistor. Although one device region is shown, the substrate may also include other regions (not shown) for other types of circuitry, depending on the type of device or IC. Adevice isolation region 180 surrounds the device region. The device isolation region, for example, isolates the device region from other regions. - In one embodiment, forming the device isolation region may also form the
internal isolation region 185. For example, the different isolation regions may be formed simultaneously having the same depth from thetop substrate surface 105 a. Alternatively, the different isolation regions may be formed in separate process steps. In such case, the different isolation regions may be formed with different depths from the top substrate surface. The isolation regions are, for example, STI regions. Other suitable types of isolation regions, such as DTI regions, may also be useful. - Various processes can be employed to form the STI regions with configuration as shown and as described in
FIGS. 1a-1b above. In one embodiment, the substrate is patterned to form trenches corresponding to locations where the various isolation regions are to be formed. For example, the substrate can be etched using etch and mask techniques to form trenches which are then filled with dielectric materials such as silicon oxide. Chemical mechanical polishing (CMP) can be performed to remove excess oxide and provide a substantially planar top surface. Other processes or materials can also be used to form the STI. The isolation region may also be other types of isolation regions. - Referring to
FIG. 3 b, a first oxide or asacrificial oxide layer 390 is formed over the device region. For example, the first oxide layer includes a thin silicon oxide layer and is deposited on thetop surface 105 a of the substrate. The first oxide layer, for example, is a pad oxide layer having a thickness of about 100-250 Å. Other suitable thickness may also be useful. A thermal process, such as thermal oxidation process, may be performed to form the first oxide layer. The first oxide layer may also be formed by other suitable processes. The first oxide layer, for example, may serve as a screen oxide layer for subsequent implant steps. - In one embodiment, a first device well (or drift well) 160 is formed in the substrate. The drift well may be implanted with first polarity type dopants for a second polarity type substrate. For example, the first polarity type is n-type and the second polarity type is p-type. Other configurations of drift well and substrate may also be useful. In one embodiment, ion implantation is performed to dope the drift well with first polarity type dopants. To form the drift well, a drift well implant mask (not shown) is formed over the
first oxide layer 390. The implant mask, for example, is a photoresist layer patterned by a lithographic mask to expose a portion of the device region. The implant introduces first polarity type dopants into the substrate exposed by the implant mask. The dopants are implanted with the appropriate dose and power to form a drift well having the desired dopant concentration and depth with respect totop surface 105 a of the substrate. For example, the dopant concentration of the drift well is about 1E12-1E13/cm2 and the depth of the drift well is about 0.5-5 μm from thetop substrate surface 105 a. Other suitable dopant concentration and depth dimensions may also be useful. The implant mask may also expose other device regions to form first polarity type wells (not shown) defined therein. - The process continues to form a second polarity type doped
region 120 within the first polaritytype drift well 160. The dopedregion 120 serves as a RESURF region for a first polarity type device. The RESURF region, in one embodiment, is doped with second polarity type dopants, the opposite type as the drift well. For example, the dopedregion 120 may be doped with second polarity type dopants to form a p-type RESURF region for a n-type drift well. Other configurations of RESURF region may also be useful. For example, the second polarity type may be n-type and the first polarity type may be p-type. The RESURF region may be formed by ion implantation. For example, an ion implantation using an implant mask (not shown) which exposes the drift well is performed to implant second polarity type dopants into the substrate. The implant mask, for example, may be the same as that used to form the drift well. Using separate implant masks for the drift well and RESURF region may also be useful. - The ion implantation may be performed by implanting second polarity type dopants with suitable implant energy and dosage to form the
RESURF region 120 with suitable dopant concentration and depth from thetop substrate surface 105 a. Preferably, the RESURF region includes a higher dopant concentration than the drift well. For example, the RESURF region includes a depth of about 400-4000 Å from thetop surface 105 a of the substrate and a dopant concentration of about 1E12-1E13/cm2. Other suitable parameters or techniques to form the RESURF region may also be useful. The implant mask may also expose other device regions to form second polarity type doped regions (not shown) defined therein. After forming the dopedregion 120, the implant mask is removed. - In one embodiment, the process continues to define a recessed
region 110 within thedevice region 102 of the substrate. Referring toFIG. 3 c, amask layer 305 is formed on the substrate. For example, the mask layer is formed over thefirst oxide layer 390. The mask layer, for example, is a photoresist layer. The mask layer is patterned to form anopening 323, exposing a portion of the substrate where a trench corresponding to the recessedregion 110 is to be formed. An etch with suitable etch chemistries using the patterned mask layer is performed to remove exposed portions of the first oxide layer and substrate. This, for example, removes a portion of the substrate andRESURF region 120 not covered by the patternedmask layer 305. The exposed substrate portion, for example, is recessed or etched to a depth of about 400-4000 Å and forms a recessedsurface 110 a which is lower than thetop substrate surface 105 a, creating a step profile between the top substrate surface and the recessed surface. In one embodiment, the desired depth for the trench may be set so that the recessedsurface 110 a is approximately at the same level or depth as theRESURF region 120. Alternatively, the recessed surface may also be slightly lower than the bottom of the RESURF region. - In one embodiment, the recessed region includes a substantially planar bottom surface with tapered sidewalls. For example, a first side of the recessed region is aligned to the
internal isolation region 185 and a second side of the recessed region includes a tapered (or slanted) sidewall defined by the etching process as shown inFIG. 3 c. In other embodiments, the first side of the recessed region is aligned to theinternal isolation region 185 while the second side of the recessed region includes a substantially vertical sidewall. Other suitable sidewall profiles may also be useful, depending on the etch process. - The recessed region may be cleaned after the etch process. For example, the exposed recessed surface or inner surface of the recessed region is cleaned to remove any surface damage from the etch process. For example, the cleaning of the recessed region may be achieved by exposure to hydrogen plasma. Other suitable techniques for cleaning the recessed region may also be useful.
- Referring to
FIG. 3 d, an oxide layer is formed, lining the exposed substrate surface of the recessedregion 110. The oxide layer serves as a sacrificial oxide layer. For example, the oxide layer lining the exposed substrate surface of the recessed region includes the same material as thefirst oxide layer 390 and is formed using technique as described inFIG. 3 b. Thus, the oxide layer which lines the recessed surface and the oxide layer which lines the top substrate surface may be collectively referred to as thefirst oxide layer 390. The oxide layer which lines the top substrate surface and the recessed surface, for example, may also serve as a screen oxide layer for subsequent implant steps. - A second device well (or body well) 170 is formed in the substrate. In one embodiment, the body well is implanted with opposite polarity type dopants than the type of transistor to be formed. For example, the body well is doped with second polarity type dopants for a first polarity type transistor. As an example, the body well is doped with p-type dopants for n-type transistor or n-type dopants for p-type transistor. The body well may be formed by ion implantation. For example, a body well implant mask (not shown) is formed over the
first oxide layer 390. To form the body well, the implant mask is patterned to expose a portion of the device region. The implant mask, for example, is a photoresist layer patterned by a lithographic mask. The implant introduces second polarity type dopants into the substrate exposed by the implant mask. The dopants are implanted with the appropriate dose and power to form a body well having the desired depth and dopant concentration. For example, the dopant concentration of the body well is about 1E12-1E14/cm2 and the depth of the body well is about 0.5-10 μm with reference to thetop substrate surface 105 a. Other suitable dopant concentration and depth dimensions may also be useful. The implant ask may also expose other device regions to form second polarity type wells (not shown) defined therein. The implant mask is removed after forming the body well. - Referring to
FIG. 3e , asecond oxide layer 392 is conformally formed over thefirst oxide layer 390 to form an oxide stack. Thesecond oxide layer 392, for example, serves as a top oxide layer of the oxide stack while thefirst oxide layer 390 serves as a bottom oxide layer of the oxide stack. The first and second oxide layers may be of the same material, such as silicon oxide. Thesecond oxide layer 392, for example, may be formed over the first oxide layer by chemical vapor deposition (CVD). Other suitable techniques may also be used to form the oxide layer. In one embodiment, the second oxide layer includes a thickness where in combination with the thickness of thefirst oxide layer 390 provides a desired thickness of a field oxide formed over the substrate. For example, the thickness of the oxide stack corresponds to the desired thickness of the field oxide which will be defined later. - Referring to
FIG. 3 f, a fieldoxide mask layer 315 is formed over the oxide stack. The mask layer is, for example, a photoresist layer. The mask layer is patterned to protect the portion of the oxide stack corresponding to the field oxide. For example, exposed portions of the oxide stack not protected by the patternedmask 315 are removed, while the portion of oxide stack under the patterned mask remains to form thefield oxide 187. In one embodiment, the thickness of the oxide stack corresponds to the thickness of the field oxide. The thickness of the field oxide may, for example, be about 200-5000 Å. Other suitable thicknesses may also be useful. The process to remove the oxide stack, for example, may include an etching process such as a wet etch or dry etch. Other suitable techniques may also be employed to pattern the oxide stack. A surface clean may be performed to prepare the substrate for forming a gate dielectric layer. - In one embodiment, a
gate dielectric layer 342 is formed on the substrate. For example, the gate dielectric layer is formed on exposed substrate material, such as silicon, as shown inFIG. 3 g. The gate dielectric layer includes suitable dielectric materials, such as silicon oxide. The gate dielectric layer, for example, may be formed by thermal oxidation. Other suitable techniques, such as CVD may also be useful. In one embodiment, the gate dielectric layer forms the HV gate dielectric layer of a HV transistor. For example, the portion of gate dielectric layer within the recessed region corresponds to theHV gate dielectric 142. The thickness of the HV gate dielectric may be about 50-500 Å. Other suitable thickness may also be useful. After forming the gate dielectric layer, the substrate may be annealed in a nitrogen ambient to improve the quality of the gate dielectric. - Referring to
FIG. 3 g, agate electrode layer 354 is conformally formed over the substrate and covers thegate dielectric layer 342. The gate electrode layer, for example, may be a silicon layer. The silicon layer, for example, may be a polysilicon layer. The thickness of the gate electrode layer may be about 500-5000 Å. Other suitable thickness dimensions may also be useful. The gate electrode layer may be formed by, for example, CVD. Other suitable techniques for forming the gate electrode layer may also be useful. In other embodiments, the gate electrode layer may be formed as an amorphous or non-amorphous layer. In the case of an amorphous layer, an anneal may be performed to form a polycrystalline silicon layer. Other configurations of gate electrode layer may also be useful. - In
FIG. 3 h, the gate electrode layer is patterned to form first and secondgate electrode structures transistor gate 140 andfield structure 150. Exposed portions of the gate electrode layer are removed using an anisotropic etch, such as a RIE. The gate electrode layer may also be patterned to form gates of other transistors in other device regions. Other techniques for patterning the layer may also be useful. After patterning the gate layer, the gate mask is removed by, for example, ashing. - Referring to
FIG. 3 i,sidewall spacers 148 may be formed on the sidewalls of thegate 140 andfield structure 150. To form the sidewall spacers, a dielectric layer is deposited on the substrate. The dielectric layer, for example, may be silicon oxide. Other types of dielectric material, such as silicon nitride, or a combination of several layers of different materials, may also be used. The dielectric layer may be formed by CVD. The dielectric layer may also be formed using other techniques. The thickness of the dielectric layer may be, for example, about 50-250 nm. Other thickness for the dielectric layer may also be useful. The thickness, for example, may depend on the desired width of the spacers. An anisotropic etch, such as RIE, may be performed to remove horizontal portions of the dielectric layer, leaving spacers on the sidewalls of the gate. In some applications, the spacer may be formed from multiple dielectric layers. - After forming the spacers, heavily doped source and drain
regions source region 132 is formed adjacent to the first side of thegate 140 while thedrain region 134 is formed at a distance away from the second side of the gate. The drain region, for example, is formed in the exposed substrate portion in between thefield oxide 187 anddevice isolation region 180. The implant mask may be a photoresist mask. The implant mask also protects a bodywell contact region 136 of the substrate. The S/D implant mask may also expose source and drain regions of other first polarity type transistors to form source and drain as well as first polarity type well contact regions to form first polarity type body well taps. The S/D regions are implanted to a depth below the substrate surface. For example, the source region is implanted to a depth below the recessedsurface 110 a of the recessedregion 110 while the drain region is implanted to a depth below thetop surface 105 a of the substrate. The depth, for example, may be about 0.1-0.4 μm. Providing S/D regions having other depths may also be useful. Suitable implant parameters may be used to form the S/D regions, depending on implant species and junction requirements. An anneal is performed to diffuse and activate the dopants. - It is to be understood that S/D extension regions (not shown) may be selectively formed before forming the transistor S/
D regions source region 132 may include a LDS region extending beyond the source region to underlap a portion of thegate 140. Forming the LDS region includes implanting first polarity type dopants into the substrate for a first polarity type transistor. The process may also form S/D extension regions of first type transistors in other device regions. - In some embodiments, the gate regions may be doped at the same time as the source and drain regions. For example, the first polarity type S/D implant may be used to dope the gates of NMOS transistors. After the source and drain are formed, the S/D implant mask is removed.
- A body well tap or contact 136 is formed in the device region, as shown. The body well tap 136 is formed within the body well 170 and isolated from the source region by the
internal isolation region 185. The body well tap is a heavily doped region having second polarity type dopants. The body well tap, for example, may be formed when forming second polarity type source and drain regions for second polarity type transistors in other device regions (not shown). An implant mask (not shown), such as photoresist, may be used to perform the implant to form the body well tap. The implant mask may also expose S/D regions of second polarity type transistors to form second polarity type source and drain regions (not shown). After the implant, the implant mask is removed. - Referring to
FIG. 3j , the process continues to form the device as shown inFIGS. 1a -1 b. For example, the process may continue to form metal silicide contacts (not shown) and contacts or viaplugs 190. Prior to forming the metal silicide contacts, the exposed portions ofgate dielectric layer 342 on thetop substrate surface 105 a are removed by mask and etch techniques. For example, the gate dielectric layer over the source and drainregions - A dielectric layer (not shown) is formed on the substrate covering the transistor and the field structure. The dielectric layer serves as an interconnect dielectric layer in which interconnects are formed to couple to the various contact regions or terminals of the transistor and field structure. The dielectric layer, for example, is a silicon oxide layer. Other types of dielectric materials are also useful. The dielectric layer includes upper and lower portions. The upper portion serves as an intra-metal dielectric (IMD) layer in which conductive lines are formed. The lower portion serves as an interlevel dielectric (ILD) layer in which contact plugs are formed. In one embodiment, the ILD layer is a pre-metal dielectric (PMD) layer in which contact plugs are formed to contact regions on the substrate, such as the contact regions of the transistor, including the source, drain, gate and field structure.
- The upper and lower portions of the dielectric layer are separate portions. The conductive lines and contact plugs formed in the upper and lower portions are formed using separate processes, such as single damascene processes. For example, via openings are formed in the PMD layer using, for example, mask and etch processes such as RIE. The via opening are filled with a conductive material and excess conductive material is removed by, for example, CMP to form a planar top surface with exposed contact plugs in the via openings. Thereafter, IMD layer is formed over the PMD layer. Trenches are formed in the IMD layer using mask and etch processes. The trenches correspond to conductive or metal lines and are in communication with contact plugs in the PMD layer. The trenches are filled with conductive material and excess conductive material is removed by, for example, CMP, to provide a planar top surface with exposed conductive lines. Other suitable techniques may also be employed to form the contact plugs and conductive lines. For example, RIE technique may be used or a combination of RIE and damascene technique may also be useful. For the case where the contact plugs and conductive lines are formed using separate processes, the conductive material of the plugs and lines may be different. For example, the contact plugs are tungsten (W) plugs while the conductive lines are copper lines. Other suitable types of conductive material may also be useful.
- Contact plugs are formed in the PMD layer and are coupled to source, drain, well tap, gate and field structure. Contact plugs 190 coupled to the body well tap 136 and the
field structure 150 are as illustrated inFIG. 3 j, while contact plugs coupled to the gate and S/D regions are not shown. The contact plugs coupled to the body well tap and field structure are commonly coupled to a conductive or metal line Mx in upper portion of the dielectric layer. The body well tap and the field structure, for example, are interconnected to a low potential or voltage source which is lower than the voltage values provided to the drain. - Additional processes may be performed to complete the device. Such processes may include forming additional interlevel dielectric (ILD) layers, contact plugs, interconnect metal levels, final passivation, dicing, packaging and testing.
-
FIGS. 4a-4c show cross-sectional views of another embodiment of aprocess 400 for forming a device. The device formed byprocess 400 is the same as thedevice 200 shown in FIG. 2 a-2 b and theprocess 400 is similar to theprocess 300 as described inFIGS. 3a -3 j. In the interest of brevity, common elements and features having same reference numerals and common processes may not be described or described in detail. - Referring to
FIG. 4 a, the process is at the same stage as that described inFIG. 3 g. For example, the substrate is processed to include device and internal isolation regions as well as drift well, body well and RESURF region. The substrate, in one embodiment, is processed to include a recessedregion 110 having a recessedsurface 110 a disposed lower than thetop surface 105 a of the substrate. A HVgate dielectric layer 142 is formed in the recessed region and afield oxide 187 is formed over a portion of theRESURF region 120. - A
gate electrode layer 354 is conformally formed over the substrate as shown inFIG. 4 a. In one embodiment, thegate electrode layer 354 is patterned to form a continuous gate structure. Patterning the gate electrode layer may be achieved by mask and etch techniques. For example, a patterned gate mask (not shown) may be provided on the substrate to protect a continuous portion of the gate electrode layer which partially overlaps the body well, drift well and the field oxide. Exposed portions of the gate electrode layer are removed to form the continuous gate structure as shown. The remaining gate electrode layer protected by the gate mask, for example, forms acontinuous gate electrode 244 which extends from about the source region defined herein to overlap a portion of thefield oxide 187 as shown inFIG. 4b . The gate electrode layer may also be patterned to form gates of other transistors in other device regions (not shown). Patterning the gate electrode layer, for example, may be achieved using an anisotropic etch, such as a RIE. Other techniques for patterning the gate electrode layer may also be useful. After patterning the gate, the gate mask is removed by, for example, ashing. - Referring to
FIG. 4 c, the process may continue as described inFIGS. 3i-3j to form thedevice 200 as shown and as described inFIGS. 2a -2 b. For example, the process may continue to formsidewall spacers 148, source and drainregions continuous gate structure 240 and the body well tap 136 are separately biased. For example, the gate structure and body well tap are coupled to separate metal lines for biasing. - The devices formed by processes described in
FIGS. 3a-3j andFIGS. 4a-4c include similar or the same advantages as described earlier. Moreover, the process as described inFIGS. 3a-3j orFIGS. 4a-4c are highly compatible with CMOS processing. - The inventive concept of the present disclosure may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The foregoing embodiments, therefore, are to be considered in all respects illustrative rather than limiting the invention described herein. Scope of the invention is thus indicated by the appended claims, rather than by the foregoing description, and all changes that come within the meaning and range of equivalency of the claims are intended to be embraced therein.
Claims (23)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/985,455 US9698260B1 (en) | 2015-12-31 | 2015-12-31 | High voltage device with low Rdson |
US15/640,613 US10134892B2 (en) | 2015-12-31 | 2017-07-03 | High voltage device with low Rdson |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/985,455 US9698260B1 (en) | 2015-12-31 | 2015-12-31 | High voltage device with low Rdson |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/640,613 Division US10134892B2 (en) | 2015-12-31 | 2017-07-03 | High voltage device with low Rdson |
Publications (2)
Publication Number | Publication Date |
---|---|
US9698260B1 US9698260B1 (en) | 2017-07-04 |
US20170194491A1 true US20170194491A1 (en) | 2017-07-06 |
Family
ID=59152451
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/985,455 Active US9698260B1 (en) | 2015-12-31 | 2015-12-31 | High voltage device with low Rdson |
US15/640,613 Active US10134892B2 (en) | 2015-12-31 | 2017-07-03 | High voltage device with low Rdson |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/640,613 Active US10134892B2 (en) | 2015-12-31 | 2017-07-03 | High voltage device with low Rdson |
Country Status (1)
Country | Link |
---|---|
US (2) | US9698260B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10103233B1 (en) * | 2017-09-29 | 2018-10-16 | Nxp Usa, Inc. | Transistor die with drain via arrangement, and methods of manufacture thereof |
WO2019066877A1 (en) * | 2017-09-28 | 2019-04-04 | Intel Corporation | Gallium nitride transistors with drain field plates and their methods of fabrication |
CN109888015A (en) * | 2017-12-06 | 2019-06-14 | 无锡华润上华科技有限公司 | LDMOS device and preparation method thereof |
KR20190142881A (en) * | 2018-06-19 | 2019-12-30 | 삼성전자주식회사 | Integrated circuit device |
US10658505B1 (en) | 2018-11-07 | 2020-05-19 | Globalfoundries Singapore Pte. Ltd. | High voltage device and a method for forming the high voltage device |
CN111710719A (en) * | 2020-06-23 | 2020-09-25 | 杰华特微电子(杭州)有限公司 | Lateral double-diffused transistor and manufacturing method thereof |
TWI762253B (en) * | 2021-03-25 | 2022-04-21 | 力晶積成電子製造股份有限公司 | Semiconductor device |
CN115132822A (en) * | 2022-05-19 | 2022-09-30 | 深圳基本半导体有限公司 | LDMOS device and manufacturing method and application thereof |
TWI815280B (en) * | 2022-01-20 | 2023-09-11 | 力晶積成電子製造股份有限公司 | Transistor structure |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI673870B (en) * | 2018-10-09 | 2019-10-01 | 立錡科技股份有限公司 | High voltage device and manufacturing method thereof |
TWI668746B (en) * | 2018-10-16 | 2019-08-11 | 立錡科技股份有限公司 | High voltage device and manufacturing method thereof |
CN111081775A (en) * | 2018-10-19 | 2020-04-28 | 立锜科技股份有限公司 | High voltage device and method for manufacturing the same |
CN111106172A (en) * | 2018-10-25 | 2020-05-05 | 立锜科技股份有限公司 | High voltage device and method for manufacturing the same |
CN110112210B (en) * | 2019-03-21 | 2022-11-25 | 中国电子科技集团公司第五十五研究所 | Side wall gate structure of radio frequency LDMOS (laterally diffused metal oxide semiconductor) and preparation method thereof |
US10937872B1 (en) * | 2019-08-07 | 2021-03-02 | Vanguard International Semiconductor Corporation | Semiconductor structures |
CN111540785A (en) * | 2020-05-13 | 2020-08-14 | 上海华虹宏力半导体制造有限公司 | LDMOS device and manufacturing method thereof |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7468537B2 (en) * | 2004-12-15 | 2008-12-23 | Texas Instruments Incorporated | Drain extended PMOS transistors and methods for making the same |
KR100631960B1 (en) * | 2005-09-16 | 2006-10-04 | 주식회사 하이닉스반도체 | Semiconductor device and method of manufacturing the same |
US8790966B2 (en) * | 2011-10-18 | 2014-07-29 | Globalfoundries Singapore Pte. Ltd. | High voltage device |
US8987813B2 (en) * | 2012-08-10 | 2015-03-24 | United Microelectronics Corp. | High voltage metal-oxide-semiconductor transistor device |
US8829611B2 (en) * | 2012-09-28 | 2014-09-09 | United Microelectronics Corp. | High voltage metal-oxide-semiconductor transistor device |
US8912066B2 (en) * | 2013-03-15 | 2014-12-16 | Globalfoundries Singapore Pte. Ltd. | Lateral double-diffused high voltage device |
US8921972B2 (en) * | 2013-05-16 | 2014-12-30 | United Microelectronics Corp. | High voltage metal-oxide-semiconductor transistor device |
-
2015
- 2015-12-31 US US14/985,455 patent/US9698260B1/en active Active
-
2017
- 2017-07-03 US US15/640,613 patent/US10134892B2/en active Active
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2019066877A1 (en) * | 2017-09-28 | 2019-04-04 | Intel Corporation | Gallium nitride transistors with drain field plates and their methods of fabrication |
US10103233B1 (en) * | 2017-09-29 | 2018-10-16 | Nxp Usa, Inc. | Transistor die with drain via arrangement, and methods of manufacture thereof |
JP7079328B2 (en) | 2017-12-06 | 2022-06-01 | 無錫華潤上華科技有限公司 | Manufacturing method of LDMOS device |
JP2021506118A (en) * | 2017-12-06 | 2021-02-18 | 無錫華潤上華科技有限公司Csmc Technologies Fab2 Co., Ltd. | LDMOS device and its manufacturing method |
US11309406B2 (en) * | 2017-12-06 | 2022-04-19 | Csmc Technologies Fab2 Co., Ltd. | Method of manufacturing an LDMOS device having a well region below a groove |
CN109888015A (en) * | 2017-12-06 | 2019-06-14 | 无锡华润上华科技有限公司 | LDMOS device and preparation method thereof |
KR20190142881A (en) * | 2018-06-19 | 2019-12-30 | 삼성전자주식회사 | Integrated circuit device |
KR102458310B1 (en) | 2018-06-19 | 2022-10-24 | 삼성전자주식회사 | Integrated circuit device |
US10658505B1 (en) | 2018-11-07 | 2020-05-19 | Globalfoundries Singapore Pte. Ltd. | High voltage device and a method for forming the high voltage device |
CN111710719A (en) * | 2020-06-23 | 2020-09-25 | 杰华特微电子(杭州)有限公司 | Lateral double-diffused transistor and manufacturing method thereof |
TWI762253B (en) * | 2021-03-25 | 2022-04-21 | 力晶積成電子製造股份有限公司 | Semiconductor device |
TWI815280B (en) * | 2022-01-20 | 2023-09-11 | 力晶積成電子製造股份有限公司 | Transistor structure |
CN115132822A (en) * | 2022-05-19 | 2022-09-30 | 深圳基本半导体有限公司 | LDMOS device and manufacturing method and application thereof |
Also Published As
Publication number | Publication date |
---|---|
US20170309745A1 (en) | 2017-10-26 |
US9698260B1 (en) | 2017-07-04 |
US10134892B2 (en) | 2018-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10134892B2 (en) | High voltage device with low Rdson | |
US9184283B2 (en) | High voltage device | |
US9570545B2 (en) | High voltage trench transistor | |
US8822291B2 (en) | High voltage device | |
US9761696B2 (en) | Self-aligned trench MOSFET and method of manufacture | |
US9099434B2 (en) | High voltage device | |
US8999769B2 (en) | Integration of high voltage trench transistor with low voltage CMOS transistor | |
US9741845B2 (en) | Lateral high voltage transistor | |
US7928508B2 (en) | Disconnected DPW structures for improving on-state performance of MOS devices | |
US8786013B2 (en) | Trench transistor | |
US9064894B2 (en) | Stress enhanced high voltage device | |
US10020394B2 (en) | Extended drain metal-oxide-semiconductor transistor | |
TWI710011B (en) | Dual gate ldmos and a process of forming thereof | |
US9768054B2 (en) | High voltage device with low Rdson | |
US10658505B1 (en) | High voltage device and a method for forming the high voltage device | |
US9859415B2 (en) | High voltage transistor | |
US8912066B2 (en) | Lateral double-diffused high voltage device | |
CN106206578B (en) | Semiconductor structure and manufacturing method thereof | |
Zhang et al. | High voltage device with low R dson |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES SINGAPORE PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ZHANG, GUOWEI;REEL/FRAME:037388/0423 Effective date: 20151230 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES SINGAPORE PTE. LTD.;REEL/FRAME:047660/0203 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES SINGAPORE PTE. LTD., SINGAPORE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054481/0673 Effective date: 20201117 |