US20170125322A1 - Bridging DMB Structure for Wire Bonding in a Power Semiconductor Module - Google Patents
Bridging DMB Structure for Wire Bonding in a Power Semiconductor Module Download PDFInfo
- Publication number
- US20170125322A1 US20170125322A1 US15/224,588 US201615224588A US2017125322A1 US 20170125322 A1 US20170125322 A1 US 20170125322A1 US 201615224588 A US201615224588 A US 201615224588A US 2017125322 A1 US2017125322 A1 US 2017125322A1
- Authority
- US
- United States
- Prior art keywords
- dmb
- dmb structure
- metal layer
- power semiconductor
- bridging
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
- H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
- H01L23/4334—Auxiliary members in encapsulations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/4952—Additional leads the additional leads being a bump or a wire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5381—Crossover interconnections, e.g. bridge stepovers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4846—Connecting portions with multiple bonds on the same bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Definitions
- the described embodiments relate to power semiconductor device modules.
- a type of power semiconductor device module includes an injection molded plastic housing.
- the injection molded housing has a frame-shape that extends around a metal baseplate so that the housing and the metal baseplate together form a tray-shaped recess.
- the metal baseplate forms the bottom of the tray.
- Disposed on the top of the metal baseplate in the bottom of the tray is a DMB (Direct Metal Bonded) and semiconductor device assembly.
- the DMB and semiconductor device assembly includes a DMB structure.
- the DMB structure is a multi-layer structure that includes an insulative but heat-conductive center ceramic substrate layer.
- a planar bottom direct metal bonded metal layer is bonded to the bottom surface of the ceramic layer, and a planar top direct metal bonded metal layer is bonded to the top surface of the ceramic layer.
- the top direct metal bonded metal layer is patterned into a plurality of islands of metal.
- Discrete semiconductor device dice are surface mounted to the various islands on the top the DMB structure in a way consistent with an overall power device circuit to be realized by the module.
- the various discrete semiconductor device dice and various portions of the DMB structure are interconnected by bonding wires, both to each other, as well as to external connection terminals of the module, such that the overall wire bonded assembly is a desired power device circuit.
- the assembly within the tray is then covered over with a layer of soft silicone gel or other soft encapsulant. A plastic cap is then fixed over the top of the tray.
- Such power semiconductor device modules see widespread use in the power semiconductor device industry. Ways of improving such power semiconductor device modules are sought.
- a power semiconductor device module includes a housing that forms a tray.
- a housing that forms a tray.
- an injection molded housing along with a metal baseplate can form a central shallow tray structure.
- the top surface of the metal baseplate is the bottom of the tray.
- a DMB (Direct Metal Bonded) and semiconductor device assembly Disposed on the top surface of the metal baseplate in the bottom of the tray is a DMB (Direct Metal Bonded) and semiconductor device assembly. Covering this assembly on the bottom of the tray is a layer of an encapsulant, such as a layer of soft silicone gel material.
- An injection molded plastic cap is fitted over the top of the tray to cover the encapsulant and the DMB and semiconductor device assembly within the module.
- a ring of upward-extending metal external connection terminals extends around the peripheral edge of the plastic housing.
- the DMB and semiconductor device assembly includes a substrate DMB structure.
- a top metal layer of the substrate DMB structure is patterned into a plurality of islands.
- Power semiconductor device dice are surface mounted to some of these islands.
- a novel bridging DMB structure is also surface mounted to the top of the substrate DMB structure. There is no semiconductor device die mounted to this bridging DMB structure, but rather the bridging DMB structure serves as a bridge for wire or ribbon bonding.
- a first electrical path extends from an external connection terminal of the module, through a first bonding wire, to a first connection location on a strip-shaped island of the bridging DMB structure, through the strip-shaped island to a second connection location on the bridging DMB structure, and from the second connection location on the bridging DMB structure and through a second bonding wire to a bonding pad on the top of one of the semiconductor device dice.
- the strip-shaped island serves as a section of the overall first electrical path.
- a third bonding wire of a second electrical path passes transversely over the strip-shaped island without any of the bonding wires crossing any other bonding wire.
- a bond wire extends from a first location on a bridging DMB structure to another location on the bridging DMB structure.
- Such a bridging bonding wire can pass over another island on the top of the bridging DMB structure, or may not pass over any such other island.
- the bottom layer of metal of a substrate DMB structure can be patterned into multiple islands, such that the bottom metal layer of the bridging DMB structure can be physically bonded to multiple underlying traces of the substrate DMB structure, without the bottom metal of the bridging DMB structure shorting those traces (islands of the substrate DMB structure) together.
- electrical paths passing through and/over the top metal of the bridging DMB structure are relatively low current paths such as gate current paths and auxiliary emitter current paths, whereas other electrical paths passing underneath the bridging DMB structure are relatively high current paths such as emitter current connections and collector current connections.
- Use of the bridging DMB in power semiconductor device modules allows more current carrying metal to be provided in the substrate DMB structure for the relatively high current paths, increases mechanical strength of bonding wires, helps prevent shorting between bonding wires, and promotes heat sinking from bonding wires down to the substrate DMB structure.
- FIG. 1 is a top-down perspective diagram of a power semiconductor device module in accordance with one novel aspect.
- FIG. 2 is a circuit diagram of the circuitry within the power semiconductor device module of FIG. 1 .
- FIG. 3 is a side view diagram of the power semiconductor device module of FIG. 1 .
- FIG. 4 is a top-down diagram of the power semiconductor device module of FIG. 1 .
- FIG. 5 is a top-down diagram of one of the IGBT dice within the power semiconductor device module of FIG. 1 .
- FIG. 6 is a top-down diagram of one of the diode dice within the power semiconductor device module of FIG. 1 .
- FIG. 7 is top-down diagram of a prior art power semiconductor device module that has crossing bonding wires.
- FIG. 8 is a top-down diagram of the novel power semiconductor device module of FIG. 1 that has two novel bridging DMB structures and associated bonding wires.
- FIG. 9 is a diagram that shows the lower left portion of FIG. 8 in expanded fashion.
- FIG. 10 is a cross-sectional diagram taken along sectional line A-A′ of FIG. 9 .
- FIG. 11 is a perspective diagram of the top of a novel bridging DMB structure.
- FIG. 12 is a perspective diagram of the bottom of the novel bridging DMB structure of FIG. 11 .
- FIG. 13 is an expanded cross-sectional diagram that shows how two novel bridging DMB structures are bonded to the substrate DMB structure within the semiconductor device module of FIG. 1 .
- FIG. 14 is a diagram of another bridging DMB structure.
- FIG. 15 is a diagram of the bottom of the bridging DMB structure of FIG. 14 .
- FIG. 16 is a diagram of another bridging DMB structure.
- first object when a first object is referred to as being disposed “over” or “on” a second object, it is to be understood that the first object can be directly on the second object, or an intervening object may be present between the first and second objects.
- terms such as “upper”, “top”, “up”, “down”, “vertically”, “horizontally”, “laterally”, “lower”, “under”, “below”, “beneath” and “bottom” are used herein to describe relative orientations between different parts of the structure being described, and it is to be understood that the overall structure being described can actually be oriented in any way in three-dimensional space.
- FIG. 1 is a top-down perspective diagram of a power semiconductor device module 36 in accordance with one novel aspect.
- the power semiconductor device module 36 includes an injection molded plastic housing 37 that along with a metal baseplate 38 forms a central shallow tray-shaped recess or depression.
- the plastic housing 37 extends around and frames the metal baseplate.
- the metal baseplate 38 forms the bottom of the tray.
- Solder joined to the top surface of the metal baseplate 38 in the bottom of the tray is a DMB (Direct Metal Bonded) and semiconductor device assembly. Covering this assembly on the bottom of the tray is a layer of an encapsulant, such as a layer of soft silicone gel material 39 .
- a plastic cap 86 is then fitted over the top of the tray to cover the encapsulant and the open face of the tray.
- a ring of upward-extending metal external connection terminals 1 - 35 extends around the peripheral edge of the plastic housing 36 as shown in FIG. 1 . As is described in further detail below, these metal external connection terminals are electrically coupled to various points of the electrical circuit of the DMB and semiconductor device assembly within the module.
- the module can be attached to a heatsink via screws (not shown) so that the metal baseplate of the module is pressed against the heatsink to be in good thermal contact with the heatsink.
- the screws are made to extend through mounting holes 40 - 43 in the housing 37 so that heads of the screws hold the module against the heatsink. In the particular embodiment illustrated, there are four mounting holes 40 - 43 for accommodating four such mounting screws. One mounting hole is located at each corner of the housing.
- FIG. 2 is a circuit diagram of the DMB and semiconductor device assembly of the module 36 .
- the reference numerals 1 - 35 on the diagram of FIG. 2 correspond to the reference numerals 1 - 35 on FIG. 1 .
- the assembly includes numerous discrete power semiconductor device dice. There are six discrete IGBT (Insulated Gate Bipolar Transistors) dice denoted IGBT#1 through IGBT#6 and there are six discrete diode dice denoted D#1 through D#6. Each discrete IGBT die has a collector terminal and contact (denoted “C”), an emitter terminal and contact (denoted “E”), a gate terminal and contact (denoted “G”), and an auxiliary emitter terminal and contact (denoted “AUXE”). Each discrete diode die has an anode terminal (denoted “A”) and a cathode terminal (denoted “C”).
- the IGBT and diode dice are surface mounted directly to a substrate DMB structure 53 of the
- FIG. 3 is a side view diagram of the power semiconductor device module 36 of FIG. 1 .
- FIG. 4 is a top-down diagram of the power semiconductor device module 36 of FIG. 1 .
- FIG. 5 is a top-down diagram of one of the IGBT dice, IGBT#1. All of the six IGBT dice of the DMB and semiconductor device assembly are identical.
- the IGBT die 49 includes a gate contact 44 and four emitter contracts 45 - 48 disposed on the top surface of the die 49 .
- the bottom surface of the die (not shown) is a collector contact of the die.
- FIG. 6 is a top-down diagram of one of the diode dice, D#1. All of the six diode dice of the DMB and semiconductor device assembly are identical.
- Die 51 includes an anode contact 50 disposed on the top surface of the die 51 , and a cathode contact (now shown) on the bottom of the die. In each pair IGBT/diode pair, the anode of the diode is coupled to the emitter of the IGBT, and the cathode of the diode is coupled to the collector of the IGBT.
- FIG. 7 is top-down diagram of a prior art semiconductor device module 200 (Prior Art).
- the cap 86 and the soft silicone gel encapsulant 39 are not shown in the diagram of FIG. 7 so that the top of DMB and semiconductor device assembly can be seen.
- the module of FIG. 7 has the circuit diagram of FIG. 2 and has the same pinout as illustrated in FIG. 1 , FIG. 3 and FIG. 4 .
- the IGBT dice, from top to bottom, in the vertical column orientation shown in FIG. 7 are denoted IGBT#6, IGBT#5, IGBT#4, IGNT#3, IGBT#1 and IGBT#2.
- the pinout of the module 200 is determined by external circuitry and/or by customer requirements, yet within the module the IGBT dice are oriented as shown. Consequently, bonding wires from the gate terminal 201 and from the auxiliary emitter terminal 202 to the gate contact 213 and to the emitter contact 214 of IGBT#2 cross with respect to the bonding wires from the gate terminal 203 and from the auxiliary emitter terminal 204 to the gate contact 205 and to the emitter contact 206 of IGBT#1.
- the length of bonding wires extending between bonding locations is adequately small, and thermal transfer from the bonding wires down to the substrate DMB and down to the metal baseplate beneath it is enhanced, due to the bonding wires being bonded to islands 207 - 210 of conductive metal of the upper layer of metal of the substrate DMB 211 .
- the islands 207 - 210 advantageously provide mechanical stability to the bonding wires, and also serve to remove heat from the bonding wires.
- the IGBT module 200 of FIG. 7 works well in its intended environment. Heat from the bonding wires is successfully conducted from the bonding wires, down through the islands 207 - 210 , to the substrate DMB 211 below, and to the metal baseplate 212 below that.
- the bonding wires that cross are satisfactorily short as compared to the other bonding wires of the module.
- FIG. 8 is a top-down diagram of the power semiconductor device module 36 of FIG. 1 .
- the cap 86 and the soft silicone gel encapsulant 39 are not shown in the diagram of FIG. 8 so that the top of the DMB and semiconductor device assembly can be seen.
- the module 36 actually includes two major substrate DMB structures 52 and 53 .
- the upper direct bonded metal layer 60 of substrate DMB structure 53 is patterned into multiple metal islands 54 - 59 .
- Reference numeral 61 identifies the center ceramic layer of substrate DMB structure 53 .
- the bottom direct bonded metal layer 62 of substrate DMB structure 53 is not shown because it is on the bottom of the DMB in contact with the upper surface of the underlying metal 38 .
- the upper direct bonded metal layer of substrate DMB structure 52 is patterned into multiple metal islands.
- the bottom direct bonded metal layer of substrate DMB structure 52 is not shown because it is on the bottom of the DMB in contact with the upper surface of the underlying metal 38 .
- the central insulative but thermally conductive ceramic layer of a DMB structure can, for example, be alumina (Al 2 O 3 ) or aluminum nitride (AlN).
- the metal layers of a DMB structure can, for example, be copper or aluminum.
- the DMB structure may be called a DBC (“Direct-Bonded Copper”) substrate or a DCB (“Direct Copper Bonded”) substrate.
- the DMB structure may be called a DBA (“Direct-Bonded Aluminum”) substrate or a DAB (“Direct Aluminum Bonded”) substrate.
- DMB substrates see: U.S. Pat. No. 6,404,065, U.S. Pat. No. 6,798,060, and U.S. Pat. No. 7,005,734 (the entire subject matter of each of these three patent documents is incorporated herein by reference).
- the DMB and semiconductor device assembly in addition to the substrate DMB structures 52 and 53 , and the IGBT dice, and the diode dice, and heavy aluminum bonding wires, includes two novel bridging DMB structures 63 and 64 .
- FIG. 9 is a diagram that shows the lower left portion of FIG. 8 in expanded fashion. As compared to the module structure of FIG. 7 where there are crossing bonding wires, there are no crossing bonding wires in the novel module structure of FIG. 9 .
- each external connection terminal has a vertically extending pin portion and a laterally extending wiring pad portion. The wiring pad portion is sometimes called a “foot”.
- Each external connection terminal is a stamped, formed and bent piece of metal that is press fit down into an accommodating insertion channel in the plastic of the housing so that the terminal is held in place with respect to the housing.
- a first bonding wire 65 extends from the wiring pad 66 of the external connection terminal 10 to a first bonding location 67 on DMB wire bonding bridge structure 63 .
- a first direct bonded metal layer 68 of bridging DMB structure 63 is disposed on the bottom of a ceramic layer 69 of the bridging DMB structure 63 . This first direct bonded metal layer 68 is not seen in FIG. 9 because it is disposed underneath ceramic layer 69 , and is disposed on and attached to metal island 54 of DMB structure 53 .
- Island 54 which is an elongated conductive strip-shaped structure, is a metal trace and serves to conduct large currents from the emitters of IGBT#5, IGBT#3 and IGBT#1 to the external connection terminals 13 , 14 and 15 .
- This current flows through the elongated trace of metal under the bridging DMB structure 63 .
- a second direct bonded metal layer 70 of the bridging DMB structure 63 is disposed on the top of the ceramic layer 69 of the bridging DMB structure 63 .
- This second direct bonded metal layer is patterned into two elongated parallel-extending strip-shaped islands 71 and 72 .
- the bonding location 67 is toward the upper end of island 71 .
- a second bonding location 73 is toward the bottom end of the island 71 .
- a second bonding wire 74 extends from the second bonding location 73 to the emitter contact 75 of IGBT#2.
- Reference numerals 75 - 78 identify emitter contacts on the upper surface of IGBT#2.
- a third bonding wire 79 extends from the wiring pad 80 of external connection terminal 12 , up and over and across the bridging DMB structure 63 , and to an strip-shaped island 81 of the upper direct bonded metal layer 83 of bridging DMB structure 64 .
- the first and second bridging DMB structures 63 and 64 are of identical construction in this embodiment.
- Reference numerals 81 and 82 identify elongated strip-shaped islands of the upper direct bonded metal layer 83 of the bridging DMB structure 64 .
- a bottom direct bonded metal layer 84 of the bridging DMB structure 64 is not shown in the diagram because it is disposed underneath the ceramic layer 85 of the bridging DMB structure 64 .
- the third bonding wire 79 does not contact any part of bridging DMB structure 63 .
- the third bonding wire 79 passes over bridging DMB structure 63 at a crossing location between the first bonding location 67 and the second bonding location 73 .
- reference numerals 86 - 91 identify some of the other bonding wires of the assembly.
- a dot at a point on a bonding wire represents a bonding location.
- Reference numeral 92 represents a gate contact.
- the width of island trace 54 where the island trace passes under the bridging DMB structure 63 , is not narrowed due to having to provide bonding islands 207 - 210 as in the case of FIG. 7 .
- the cross-section of metal of the island trace 54 of FIG. 9 is larger as compared the cross-section of metal in the island trace 215 of FIG. 7 .
- bridging DMB structures In addition to the advantage of allowing the current carrying cross-sectional area of metal traces passing underneath the bridging DMB structures to be maximized, use of the bridging DMB structures also allows the maximum length of the bonding wires to be shortened as compared to the prior art structure of FIG. 7 .
- some of the distance of a connection (for example, the connection between terminal 10 and emitter contact 75 ) may be provided by a part of a strip-shaped island on the top of a DMB structure. As a result, the longest section of bonding wire of the overall connection can be made shorter than in the prior art structure of FIG. 7 .
- Shortening bonding wires serves to increase the mechanical strength of the bonding wires and to reduce their susceptibility to breakage, especially at their bonding locations.
- Providing a section of the overall connection in the form of an island on the top of a bridging DMB structure also allows there to be more cross-sectional area of current carrying metal in the DMB section of the overall connection as compared to a prior art situation where all current was conducted through bonding wires. If even more current carrying metal is desired, then a bonding wire can be made to extend in parallel across the top of a strip-shaped island, with the parallel-extending bond wire being connected down to the strip-shaped island at various points along its length, thereby effectively increasing the amount of current carrying metal even more.
- the bridging DMB structures in this embodiment are small structures used for bridge wiring, and particularly for bridge wiring in the narrow space between the vertical column of IGBT device of FIG. 8 and the left edges of the module of FIG. 8 .
- Each of the discrete semiconductor IGBT and diode devices of FIG. 8 has a major top surface area.
- the bridging DMB structures of FIG. 8 also have a major top surface area. The major top surface area of each of the discrete semiconductor devices is larger than the major top surface area of each of the bridging DMB structures.
- This small size of the bridging DMB structures facilitates use of the same bridging DMB structure at various locations around the discrete semiconductor device, without introducing a need either to change the patterning of a substrate DMB structure or to change the mounting locations of the various semiconductor devices within the module.
- FIG. 10 is a simplified cross-sectional diagram taken along sectional line A-A′ of FIG. 9 .
- the bridging DMB structure 63 includes the bottom direct bonded metal layer 68 , the central ceramic layer 69 , and the parallel-extending strip-shaped islands 71 and 72 of the upper direct bonded metal layer 70 .
- the bridging DMB structure 64 includes the bottom direct bonded metal layer 84 , the central ceramic layer 85 , and the parallel-extending strip-shaped islands 82 and 81 of the upper direct bonded metal layer.
- the bridging DMB structure 63 is joined to DMB structure 53 by solder 93 .
- the bridging DMB structure 64 is joined to DMB structure 53 by solder 94 .
- FIG. 11 is a perspective diagram of the top of the bridging DMB structure 63 .
- FIG. 12 is a perspective diagram of the bottom of the bridging DMB structure 63 .
- FIG. 13 is an expanded cross-sectional diagram that shows how the two bridging DMB structures 63 and 64 are bonded to the substrate DMB structure 53 .
- FIG. 14 is a top-down diagram of another embodiment of a bridging DMB structure 300 .
- Reference numeral 301 identifies the square-shaped center ceramic layer.
- the upper direct bonded metal layer of the DMB structure 300 is patterned into six islands 302 - 307 having shapes as illustrated in FIG. 14 .
- the bridging DMB structure 300 is shown mounted over and on the two parallel-extending strip-shaped islands 54 and 55 of the underlying substrate DMB structure 53 . These strip-shaped islands 54 and 55 are the islands illustrated in FIG. 9 .
- Bonding wires 308 and 309 couple external connection gate terminal 9 to the gate contact 92 of IGBT#2.
- Bonding wires 310 and 311 couple external connection auxiliary emitter terminal 10 to emitter contact 76 of IGBT#2.
- Bonding wire 312 couples external connection gate terminal 11 to the gate contact 44 of IGBT#1. Bonding wire 312 makes connection to the DMB structure 300 at two different locations, and bridges up and over islands 305 and 304 without making electrical contact to islands 305 and 304 .
- Bonding wire 314 couples external connection auxiliary emitter terminal 12 to emitter contact 48 of IGBT#1. Like bonding wire 312 , bonding wire 314 makes connection to the DMB structure 300 at two different locations, and bridges up and over islands 305 and 304 without making electrical contact to islands 305 and 304 .
- FIG. 15 is a diagram of the bottom DMB structure 300 . The bottom direct bonded metal layer of the DMB structure 300 is patterned into two parallel-extending islands 316 and 317 .
- Islands 316 and 317 are of the same width as islands 54 and 55 so that when the DMB structure 300 is placed down onto the substrate DMB structure 53 , island 317 makes electrical contact with island 54 but not with island 55 , and island 316 makes electrical contact with island 55 but not with island 54 .
- Major and independent current flows can therefore pass in the vertical dimension underneath the DMB structure 300 through the two parallel-extending strip-shaped islands 54 and 55 .
- the gate and auxiliary emitter electrical connection paths being made across the top of the DMB structure 300 are relatively low current paths as compared to the relatively high current flows underneath the DMB structure 300 through strip-shaped islands 54 and 55 .
- FIG. 16 is a diagram of another embodiment of a bridging DMB structure 400 .
- the bottom of the bridging DMB structure 400 of FIG. 16 is the same as the bottom of bridging DMB structure 300 as illustrated in FIG. 15 .
- Reference numeral 401 identifies the rectangular-shaped center ceramic layer.
- the upper direct bonded metal layer of the DMB structure 400 is patterned into four islands 402 - 405 having shapes as illustrated in FIG. 16 .
- bond wires are shown making connections to and through and over bridging DMB structures in the embodiments described above, bond wires need not be used. In some examples, clips are used or bonding ribbon.
- the example of the substrate DMB structure in the novel module set forth above that has a direct bonded metal layer disposed on the bottom side of its ceramic layer the bottom direct bonded metal layer is optional and in other examples the substrate DMB structure has no such bottom direct bonded metal layer.
- an additional gate resistor chip is mounted to the top of a bridging DMB structure.
- This gate resistor chip is a small rectangular piece of silicon.
- the gate resistor chip is attached to straddle two lanes on the top of the DMB.
- One end of the gate resistor chip is coupled to the IGBT gate bonding wire that in turn extends to the gate of the IGBT.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Inverter Devices (AREA)
Abstract
Description
- This application is a continuation of, and claims priority under 35 U.S.C. §120 from, nonprovisional U.S. patent application Ser. No. 14/929,308 entitled “Bridging DMB Structure for Wire Bonding in a Power Semiconductor Device Module,” filed on Oct. 31, 2015, now U.S. patent Ser. No. ______, the subject matter of which is incorporated herein by reference.
- The described embodiments relate to power semiconductor device modules.
- A type of power semiconductor device module includes an injection molded plastic housing. The injection molded housing has a frame-shape that extends around a metal baseplate so that the housing and the metal baseplate together form a tray-shaped recess. The metal baseplate forms the bottom of the tray. Disposed on the top of the metal baseplate in the bottom of the tray is a DMB (Direct Metal Bonded) and semiconductor device assembly. The DMB and semiconductor device assembly includes a DMB structure. The DMB structure is a multi-layer structure that includes an insulative but heat-conductive center ceramic substrate layer. A planar bottom direct metal bonded metal layer is bonded to the bottom surface of the ceramic layer, and a planar top direct metal bonded metal layer is bonded to the top surface of the ceramic layer. The top direct metal bonded metal layer is patterned into a plurality of islands of metal. Discrete semiconductor device dice are surface mounted to the various islands on the top the DMB structure in a way consistent with an overall power device circuit to be realized by the module. The various discrete semiconductor device dice and various portions of the DMB structure are interconnected by bonding wires, both to each other, as well as to external connection terminals of the module, such that the overall wire bonded assembly is a desired power device circuit. The assembly within the tray is then covered over with a layer of soft silicone gel or other soft encapsulant. A plastic cap is then fixed over the top of the tray. Such power semiconductor device modules see widespread use in the power semiconductor device industry. Ways of improving such power semiconductor device modules are sought.
- A power semiconductor device module includes a housing that forms a tray. For example, an injection molded housing along with a metal baseplate can form a central shallow tray structure. The top surface of the metal baseplate is the bottom of the tray. Disposed on the top surface of the metal baseplate in the bottom of the tray is a DMB (Direct Metal Bonded) and semiconductor device assembly. Covering this assembly on the bottom of the tray is a layer of an encapsulant, such as a layer of soft silicone gel material. An injection molded plastic cap is fitted over the top of the tray to cover the encapsulant and the DMB and semiconductor device assembly within the module. A ring of upward-extending metal external connection terminals extends around the peripheral edge of the plastic housing.
- The DMB and semiconductor device assembly includes a substrate DMB structure. A top metal layer of the substrate DMB structure is patterned into a plurality of islands. Power semiconductor device dice are surface mounted to some of these islands. A novel bridging DMB structure is also surface mounted to the top of the substrate DMB structure. There is no semiconductor device die mounted to this bridging DMB structure, but rather the bridging DMB structure serves as a bridge for wire or ribbon bonding. In one example, a first electrical path extends from an external connection terminal of the module, through a first bonding wire, to a first connection location on a strip-shaped island of the bridging DMB structure, through the strip-shaped island to a second connection location on the bridging DMB structure, and from the second connection location on the bridging DMB structure and through a second bonding wire to a bonding pad on the top of one of the semiconductor device dice. The strip-shaped island serves as a section of the overall first electrical path. A third bonding wire of a second electrical path passes transversely over the strip-shaped island without any of the bonding wires crossing any other bonding wire.
- In some examples, a bond wire extends from a first location on a bridging DMB structure to another location on the bridging DMB structure. Such a bridging bonding wire can pass over another island on the top of the bridging DMB structure, or may not pass over any such other island. The bottom layer of metal of a substrate DMB structure can be patterned into multiple islands, such that the bottom metal layer of the bridging DMB structure can be physically bonded to multiple underlying traces of the substrate DMB structure, without the bottom metal of the bridging DMB structure shorting those traces (islands of the substrate DMB structure) together. In one advantageous embodiment, electrical paths passing through and/over the top metal of the bridging DMB structure are relatively low current paths such as gate current paths and auxiliary emitter current paths, whereas other electrical paths passing underneath the bridging DMB structure are relatively high current paths such as emitter current connections and collector current connections. Use of the bridging DMB in power semiconductor device modules allows more current carrying metal to be provided in the substrate DMB structure for the relatively high current paths, increases mechanical strength of bonding wires, helps prevent shorting between bonding wires, and promotes heat sinking from bonding wires down to the substrate DMB structure.
- Further details and embodiments and techniques are described in the detailed description below. This summary does not purport to define the invention. The invention is defined by the claims.
- The accompanying drawings, where like numerals indicate like components, illustrate embodiments of the invention.
-
FIG. 1 is a top-down perspective diagram of a power semiconductor device module in accordance with one novel aspect. -
FIG. 2 is a circuit diagram of the circuitry within the power semiconductor device module ofFIG. 1 . -
FIG. 3 is a side view diagram of the power semiconductor device module ofFIG. 1 . -
FIG. 4 is a top-down diagram of the power semiconductor device module ofFIG. 1 . -
FIG. 5 is a top-down diagram of one of the IGBT dice within the power semiconductor device module ofFIG. 1 . -
FIG. 6 is a top-down diagram of one of the diode dice within the power semiconductor device module ofFIG. 1 . -
FIG. 7 (Prior Art) is top-down diagram of a prior art power semiconductor device module that has crossing bonding wires. -
FIG. 8 is a top-down diagram of the novel power semiconductor device module ofFIG. 1 that has two novel bridging DMB structures and associated bonding wires. -
FIG. 9 is a diagram that shows the lower left portion ofFIG. 8 in expanded fashion. -
FIG. 10 is a cross-sectional diagram taken along sectional line A-A′ ofFIG. 9 . -
FIG. 11 is a perspective diagram of the top of a novel bridging DMB structure. -
FIG. 12 is a perspective diagram of the bottom of the novel bridging DMB structure ofFIG. 11 . -
FIG. 13 is an expanded cross-sectional diagram that shows how two novel bridging DMB structures are bonded to the substrate DMB structure within the semiconductor device module ofFIG. 1 . -
FIG. 14 is a diagram of another bridging DMB structure. -
FIG. 15 is a diagram of the bottom of the bridging DMB structure ofFIG. 14 . -
FIG. 16 is a diagram of another bridging DMB structure. - Reference will now be made in detail to background examples and some embodiments of the invention, examples of which are illustrated in the accompanying drawings. In the description and claims below, when a first object is referred to as being disposed “over” or “on” a second object, it is to be understood that the first object can be directly on the second object, or an intervening object may be present between the first and second objects. Similarly, terms such as “upper”, “top”, “up”, “down”, “vertically”, “horizontally”, “laterally”, “lower”, “under”, “below”, “beneath” and “bottom” are used herein to describe relative orientations between different parts of the structure being described, and it is to be understood that the overall structure being described can actually be oriented in any way in three-dimensional space.
-
FIG. 1 is a top-down perspective diagram of a powersemiconductor device module 36 in accordance with one novel aspect. The powersemiconductor device module 36 includes an injection moldedplastic housing 37 that along with ametal baseplate 38 forms a central shallow tray-shaped recess or depression. Theplastic housing 37 extends around and frames the metal baseplate. Themetal baseplate 38 forms the bottom of the tray. Solder joined to the top surface of themetal baseplate 38 in the bottom of the tray is a DMB (Direct Metal Bonded) and semiconductor device assembly. Covering this assembly on the bottom of the tray is a layer of an encapsulant, such as a layer of softsilicone gel material 39. Aplastic cap 86 is then fitted over the top of the tray to cover the encapsulant and the open face of the tray. A ring of upward-extending metal external connection terminals 1-35 extends around the peripheral edge of theplastic housing 36 as shown inFIG. 1 . As is described in further detail below, these metal external connection terminals are electrically coupled to various points of the electrical circuit of the DMB and semiconductor device assembly within the module. The module can be attached to a heatsink via screws (not shown) so that the metal baseplate of the module is pressed against the heatsink to be in good thermal contact with the heatsink. The screws are made to extend through mounting holes 40-43 in thehousing 37 so that heads of the screws hold the module against the heatsink. In the particular embodiment illustrated, there are four mounting holes 40-43 for accommodating four such mounting screws. One mounting hole is located at each corner of the housing. -
FIG. 2 is a circuit diagram of the DMB and semiconductor device assembly of themodule 36. The reference numerals 1-35 on the diagram ofFIG. 2 correspond to the reference numerals 1-35 onFIG. 1 . The assembly includes numerous discrete power semiconductor device dice. There are six discrete IGBT (Insulated Gate Bipolar Transistors) dice denotedIGBT# 1 throughIGBT# 6 and there are six discrete diode dice denotedD# 1 throughD# 6. Each discrete IGBT die has a collector terminal and contact (denoted “C”), an emitter terminal and contact (denoted “E”), a gate terminal and contact (denoted “G”), and an auxiliary emitter terminal and contact (denoted “AUXE”). Each discrete diode die has an anode terminal (denoted “A”) and a cathode terminal (denoted “C”). The IGBT and diode dice are surface mounted directly to asubstrate DMB structure 53 of the assembly. -
FIG. 3 is a side view diagram of the powersemiconductor device module 36 ofFIG. 1 . -
FIG. 4 is a top-down diagram of the powersemiconductor device module 36 ofFIG. 1 . -
FIG. 5 is a top-down diagram of one of the IGBT dice,IGBT# 1. All of the six IGBT dice of the DMB and semiconductor device assembly are identical. The IGBT die 49 includes agate contact 44 and four emitter contracts 45-48 disposed on the top surface of thedie 49. The bottom surface of the die (not shown) is a collector contact of the die. -
FIG. 6 is a top-down diagram of one of the diode dice,D# 1. All of the six diode dice of the DMB and semiconductor device assembly are identical.Die 51 includes ananode contact 50 disposed on the top surface of the die 51, and a cathode contact (now shown) on the bottom of the die. In each pair IGBT/diode pair, the anode of the diode is coupled to the emitter of the IGBT, and the cathode of the diode is coupled to the collector of the IGBT. -
FIG. 7 is top-down diagram of a prior art semiconductor device module 200 (Prior Art). Thecap 86 and the softsilicone gel encapsulant 39 are not shown in the diagram ofFIG. 7 so that the top of DMB and semiconductor device assembly can be seen. The module ofFIG. 7 has the circuit diagram ofFIG. 2 and has the same pinout as illustrated inFIG. 1 ,FIG. 3 andFIG. 4 . The IGBT dice, from top to bottom, in the vertical column orientation shown inFIG. 7 , are denotedIGBT# 6,IGBT# 5,IGBT# 4,IGNT# 3,IGBT# 1 andIGBT# 2. The diode dice, from top to bottom, in the vertical column orientation shown inFIG. 7 , are denotedD# 6,D# 5,D# 4,D# 3,D# 1 andD# 2. The pinout of themodule 200 is determined by external circuitry and/or by customer requirements, yet within the module the IGBT dice are oriented as shown. Consequently, bonding wires from thegate terminal 201 and from theauxiliary emitter terminal 202 to thegate contact 213 and to theemitter contact 214 ofIGBT# 2 cross with respect to the bonding wires from thegate terminal 203 and from theauxiliary emitter terminal 204 to thegate contact 205 and to theemitter contact 206 ofIGBT# 1. Advantageously, the length of bonding wires extending between bonding locations is adequately small, and thermal transfer from the bonding wires down to the substrate DMB and down to the metal baseplate beneath it is enhanced, due to the bonding wires being bonded to islands 207-210 of conductive metal of the upper layer of metal of thesubstrate DMB 211. The islands 207-210 advantageously provide mechanical stability to the bonding wires, and also serve to remove heat from the bonding wires. TheIGBT module 200 ofFIG. 7 works well in its intended environment. Heat from the bonding wires is successfully conducted from the bonding wires, down through the islands 207-210, to thesubstrate DMB 211 below, and to themetal baseplate 212 below that. The bonding wires that cross are satisfactorily short as compared to the other bonding wires of the module. -
FIG. 8 is a top-down diagram of the powersemiconductor device module 36 ofFIG. 1 . Thecap 86 and the softsilicone gel encapsulant 39 are not shown in the diagram ofFIG. 8 so that the top of the DMB and semiconductor device assembly can be seen. Themodule 36 actually includes two majorsubstrate DMB structures metal layer 60 ofsubstrate DMB structure 53 is patterned into multiple metal islands 54-59.Reference numeral 61 identifies the center ceramic layer ofsubstrate DMB structure 53. The bottom direct bonded metal layer 62 ofsubstrate DMB structure 53 is not shown because it is on the bottom of the DMB in contact with the upper surface of theunderlying metal 38. Likewise, the upper direct bonded metal layer ofsubstrate DMB structure 52 is patterned into multiple metal islands. The bottom direct bonded metal layer ofsubstrate DMB structure 52 is not shown because it is on the bottom of the DMB in contact with the upper surface of theunderlying metal 38. - The central insulative but thermally conductive ceramic layer of a DMB structure can, for example, be alumina (Al2O3) or aluminum nitride (AlN). The metal layers of a DMB structure can, for example, be copper or aluminum. In the case of copper metal layers, the DMB structure may be called a DBC (“Direct-Bonded Copper”) substrate or a DCB (“Direct Copper Bonded”) substrate. In the case of aluminum metal layers, the DMB structure may be called a DBA (“Direct-Bonded Aluminum”) substrate or a DAB (“Direct Aluminum Bonded”) substrate. For additional details on DMB substrates, see: U.S. Pat. No. 6,404,065, U.S. Pat. No. 6,798,060, and U.S. Pat. No. 7,005,734 (the entire subject matter of each of these three patent documents is incorporated herein by reference).
- The DMB and semiconductor device assembly, in addition to the
substrate DMB structures bridging DMB structures -
FIG. 9 is a diagram that shows the lower left portion ofFIG. 8 in expanded fashion. As compared to the module structure ofFIG. 7 where there are crossing bonding wires, there are no crossing bonding wires in the novel module structure ofFIG. 9 . In the example ofFIG. 9 , each external connection terminal has a vertically extending pin portion and a laterally extending wiring pad portion. The wiring pad portion is sometimes called a “foot”. Each external connection terminal is a stamped, formed and bent piece of metal that is press fit down into an accommodating insertion channel in the plastic of the housing so that the terminal is held in place with respect to the housing. (In other examples, the external connection terminals are not inserted (press fit), but rather are transfer molded into the plastic housing.) Afirst bonding wire 65 extends from thewiring pad 66 of theexternal connection terminal 10 to afirst bonding location 67 on DMB wirebonding bridge structure 63. A first direct bondedmetal layer 68 of bridgingDMB structure 63 is disposed on the bottom of aceramic layer 69 of the bridgingDMB structure 63. This first direct bondedmetal layer 68 is not seen inFIG. 9 because it is disposed underneathceramic layer 69, and is disposed on and attached tometal island 54 ofDMB structure 53.Island 54, which is an elongated conductive strip-shaped structure, is a metal trace and serves to conduct large currents from the emitters ofIGBT# 5,IGBT# 3 andIGBT# 1 to theexternal connection terminals DMB structure 63. A second direct bondedmetal layer 70 of the bridgingDMB structure 63 is disposed on the top of theceramic layer 69 of the bridgingDMB structure 63. This second direct bonded metal layer is patterned into two elongated parallel-extending strip-shapedislands bonding location 67 is toward the upper end ofisland 71. Asecond bonding location 73 is toward the bottom end of theisland 71. Asecond bonding wire 74 extends from thesecond bonding location 73 to theemitter contact 75 ofIGBT# 2. Reference numerals 75-78 identify emitter contacts on the upper surface ofIGBT# 2. Athird bonding wire 79 extends from thewiring pad 80 ofexternal connection terminal 12, up and over and across the bridgingDMB structure 63, and to an strip-shapedisland 81 of the upper direct bonded metal layer 83 of bridgingDMB structure 64. The first and second bridgingDMB structures Reference numerals DMB structure 64. A bottom direct bondedmetal layer 84 of the bridgingDMB structure 64 is not shown in the diagram because it is disposed underneath theceramic layer 85 of the bridgingDMB structure 64. Thethird bonding wire 79 does not contact any part of bridgingDMB structure 63. Thethird bonding wire 79 passes over bridgingDMB structure 63 at a crossing location between thefirst bonding location 67 and thesecond bonding location 73. InFIG. 9 , reference numerals 86-91 identify some of the other bonding wires of the assembly. In the illustration, a dot at a point on a bonding wire represents a bonding location.Reference numeral 92 represents a gate contact. Of importance, the width ofisland trace 54, where the island trace passes under the bridgingDMB structure 63, is not narrowed due to having to provide bonding islands 207-210 as in the case ofFIG. 7 . The cross-section of metal of theisland trace 54 ofFIG. 9 is larger as compared the cross-section of metal in theisland trace 215 ofFIG. 7 . Moreover, there is also conductive metal provided in the first (bottom) direct bondedmetal layer 68 of bridgingDMB structure 63. There is also an amount ofconductive solder 93 used to join the bottom ofDMB 63 to the top ofisland trace 54. As compared to a simple point-bonding contact located approximately midway along the length of a bonding wire as in the case ofFIG. 7 , there is better thermal transfer between the bonding wire connections ofFIG. 9 and theunderlying metal 38 due to the large contact metal contact area on the bottom of the bridgingDMB structure 63. This large metal contact area forms a superior thermal contact to the underlying heat sinking structures. - In addition to the advantage of allowing the current carrying cross-sectional area of metal traces passing underneath the bridging DMB structures to be maximized, use of the bridging DMB structures also allows the maximum length of the bonding wires to be shortened as compared to the prior art structure of
FIG. 7 . In the case of using the novel bridging DMB structures, some of the distance of a connection (for example, the connection betweenterminal 10 and emitter contact 75) may be provided by a part of a strip-shaped island on the top of a DMB structure. As a result, the longest section of bonding wire of the overall connection can be made shorter than in the prior art structure ofFIG. 7 . Shortening bonding wires serves to increase the mechanical strength of the bonding wires and to reduce their susceptibility to breakage, especially at their bonding locations. Providing a section of the overall connection in the form of an island on the top of a bridging DMB structure also allows there to be more cross-sectional area of current carrying metal in the DMB section of the overall connection as compared to a prior art situation where all current was conducted through bonding wires. If even more current carrying metal is desired, then a bonding wire can be made to extend in parallel across the top of a strip-shaped island, with the parallel-extending bond wire being connected down to the strip-shaped island at various points along its length, thereby effectively increasing the amount of current carrying metal even more. - The bridging DMB structures in this embodiment are small structures used for bridge wiring, and particularly for bridge wiring in the narrow space between the vertical column of IGBT device of
FIG. 8 and the left edges of the module ofFIG. 8 . There is no semiconductor device mounted to the top of either of the two bridging DMB structures. Each of the discrete semiconductor IGBT and diode devices ofFIG. 8 has a major top surface area. The bridging DMB structures ofFIG. 8 also have a major top surface area. The major top surface area of each of the discrete semiconductor devices is larger than the major top surface area of each of the bridging DMB structures. This small size of the bridging DMB structures facilitates use of the same bridging DMB structure at various locations around the discrete semiconductor device, without introducing a need either to change the patterning of a substrate DMB structure or to change the mounting locations of the various semiconductor devices within the module. -
FIG. 10 is a simplified cross-sectional diagram taken along sectional line A-A′ ofFIG. 9 . The bridgingDMB structure 63 includes the bottom direct bondedmetal layer 68, the centralceramic layer 69, and the parallel-extending strip-shapedislands metal layer 70. The bridgingDMB structure 64 includes the bottom direct bondedmetal layer 84, the centralceramic layer 85, and the parallel-extending strip-shapedislands DMB structure 63 is joined toDMB structure 53 bysolder 93. The bridgingDMB structure 64 is joined toDMB structure 53 bysolder 94. -
FIG. 11 is a perspective diagram of the top of the bridgingDMB structure 63. -
FIG. 12 is a perspective diagram of the bottom of the bridgingDMB structure 63. -
FIG. 13 is an expanded cross-sectional diagram that shows how the two bridgingDMB structures substrate DMB structure 53. -
FIG. 14 is a top-down diagram of another embodiment of a bridgingDMB structure 300.Reference numeral 301 identifies the square-shaped center ceramic layer. The upper direct bonded metal layer of theDMB structure 300 is patterned into six islands 302-307 having shapes as illustrated inFIG. 14 . The bridgingDMB structure 300 is shown mounted over and on the two parallel-extending strip-shapedislands substrate DMB structure 53. These strip-shapedislands FIG. 9 .Bonding wires connection gate terminal 9 to thegate contact 92 ofIGBT# 2.Bonding wires auxiliary emitter terminal 10 toemitter contact 76 ofIGBT# 2.Bonding wire 312 couples externalconnection gate terminal 11 to thegate contact 44 ofIGBT# 1.Bonding wire 312 makes connection to theDMB structure 300 at two different locations, and bridges up and overislands islands Bonding wire 314 couples external connectionauxiliary emitter terminal 12 toemitter contact 48 ofIGBT# 1. Likebonding wire 312,bonding wire 314 makes connection to theDMB structure 300 at two different locations, and bridges up and overislands islands FIG. 15 is a diagram of thebottom DMB structure 300. The bottom direct bonded metal layer of theDMB structure 300 is patterned into two parallel-extendingislands Islands islands DMB structure 300 is placed down onto thesubstrate DMB structure 53,island 317 makes electrical contact withisland 54 but not withisland 55, andisland 316 makes electrical contact withisland 55 but not withisland 54. Major and independent current flows can therefore pass in the vertical dimension underneath theDMB structure 300 through the two parallel-extending strip-shapedislands DMB structure 300 are relatively low current paths as compared to the relatively high current flows underneath theDMB structure 300 through strip-shapedislands -
FIG. 16 is a diagram of another embodiment of a bridgingDMB structure 400. The bottom of the bridgingDMB structure 400 ofFIG. 16 is the same as the bottom of bridgingDMB structure 300 as illustrated inFIG. 15 .Reference numeral 401 identifies the rectangular-shaped center ceramic layer. The upper direct bonded metal layer of theDMB structure 400 is patterned into four islands 402-405 having shapes as illustrated inFIG. 16 . - Although certain specific embodiments are described above for instructional purposes, the teachings of this patent document have general applicability and are not limited to the specific embodiments described above. Although bond wires are shown making connections to and through and over bridging DMB structures in the embodiments described above, bond wires need not be used. In some examples, clips are used or bonding ribbon. Although the example of the substrate DMB structure in the novel module set forth above that has a direct bonded metal layer disposed on the bottom side of its ceramic layer, the bottom direct bonded metal layer is optional and in other examples the substrate DMB structure has no such bottom direct bonded metal layer. Although there is no semiconductor device mounted to the top of the two bridging DMB structures described above, in another example an additional gate resistor chip is mounted to the top of a bridging DMB structure. This gate resistor chip is a small rectangular piece of silicon. The gate resistor chip is attached to straddle two lanes on the top of the DMB. One end of the gate resistor chip is coupled to the IGBT gate bonding wire that in turn extends to the gate of the IGBT. Accordingly, various modifications, adaptations, and combinations of various features of the described embodiments can be practiced without departing from the scope of the invention as set forth in the claims.
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/224,588 US9640461B1 (en) | 2015-10-31 | 2016-07-31 | Bridging DMB structure for wire bonding in a power semiconductor module |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/929,308 US9443792B1 (en) | 2015-10-31 | 2015-10-31 | Bridging DMB structure for wire bonding in a power semiconductor device module |
US15/224,588 US9640461B1 (en) | 2015-10-31 | 2016-07-31 | Bridging DMB structure for wire bonding in a power semiconductor module |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/929,308 Continuation US9443792B1 (en) | 2015-10-31 | 2015-10-31 | Bridging DMB structure for wire bonding in a power semiconductor device module |
Publications (2)
Publication Number | Publication Date |
---|---|
US9640461B1 US9640461B1 (en) | 2017-05-02 |
US20170125322A1 true US20170125322A1 (en) | 2017-05-04 |
Family
ID=56881335
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/929,308 Active US9443792B1 (en) | 2015-10-31 | 2015-10-31 | Bridging DMB structure for wire bonding in a power semiconductor device module |
US15/224,588 Active 2035-11-04 US9640461B1 (en) | 2015-10-31 | 2016-07-31 | Bridging DMB structure for wire bonding in a power semiconductor module |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/929,308 Active US9443792B1 (en) | 2015-10-31 | 2015-10-31 | Bridging DMB structure for wire bonding in a power semiconductor device module |
Country Status (1)
Country | Link |
---|---|
US (2) | US9443792B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170221842A1 (en) * | 2016-02-02 | 2017-08-03 | Infineon Technologies Ag | Power semiconductor device load terminal |
CN107768340A (en) * | 2017-09-14 | 2018-03-06 | 株洲中车时代电气股份有限公司 | A kind of power model ceramic lining plate |
CN111900133A (en) * | 2019-05-06 | 2020-11-06 | 英飞凌科技股份有限公司 | Power semiconductor module device |
CN113206048A (en) * | 2020-02-03 | 2021-08-03 | 英飞凌科技股份有限公司 | Semiconductor device and method for manufacturing the same |
US11282774B2 (en) | 2019-05-06 | 2022-03-22 | Infineon Technologies Ag | Power semiconductor module arrangement |
WO2022059251A1 (en) * | 2020-09-18 | 2022-03-24 | 住友電気工業株式会社 | Semiconductor device |
US11462446B2 (en) | 2019-05-06 | 2022-10-04 | Infineon Technologies Ag | Power semiconductor module arrangement and method for producing the same |
WO2024095597A1 (en) * | 2022-10-31 | 2024-05-10 | 富士電機株式会社 | Semiconductor module |
EP4418317A1 (en) * | 2023-02-16 | 2024-08-21 | Sentec E&E Co., Ltd. | Power module |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6418126B2 (en) * | 2015-10-09 | 2018-11-07 | 三菱電機株式会社 | Semiconductor device |
US9443792B1 (en) * | 2015-10-31 | 2016-09-13 | Ixys Corporation | Bridging DMB structure for wire bonding in a power semiconductor device module |
EP3324434B1 (en) * | 2016-11-17 | 2021-08-18 | Infineon Technologies AG | Semiconductor assembly with bonding pedestal and method for operating such semiconductor assembly |
US9929066B1 (en) * | 2016-12-13 | 2018-03-27 | Ixys Corporation | Power semiconductor device module baseplate having peripheral heels |
US10283447B1 (en) * | 2017-10-26 | 2019-05-07 | Infineon Technologies Ag | Power semiconductor module with partially coated power terminals and method of manufacturing thereof |
CN107946293A (en) * | 2017-12-22 | 2018-04-20 | 江苏宏微科技股份有限公司 | A kind of power module package structure |
US10861767B2 (en) * | 2018-05-11 | 2020-12-08 | Semiconductor Components Industries, Llc | Package structure with multiple substrates |
WO2021060161A1 (en) * | 2019-09-27 | 2021-04-01 | 株式会社村田製作所 | Module |
CN112466856B (en) * | 2020-11-17 | 2023-04-14 | 深圳宝铭微电子有限公司 | IGBT device and preparation method thereof |
EP4064340A1 (en) | 2021-03-24 | 2022-09-28 | Hitachi Energy Switzerland AG | Power semiconductor module and manufacturing method |
CN116544127B (en) * | 2023-07-07 | 2023-09-22 | 赛晶亚太半导体科技(浙江)有限公司 | Preparation method and connection structure of power device with high current |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2765067B1 (en) * | 1997-06-19 | 1999-07-16 | Alsthom Cge Alcatel | POWER ELECTRONICS MODULE AND POWER ELECTRONICS DEVICE PROVIDED WITH SUCH MODULES |
US6404065B1 (en) | 1998-07-31 | 2002-06-11 | I-Xys Corporation | Electrically isolated power semiconductor package |
DE10062108B4 (en) * | 2000-12-13 | 2010-04-15 | Infineon Technologies Ag | Power module with improved transient thermal resistance |
US6670216B2 (en) | 2001-10-31 | 2003-12-30 | Ixys Corporation | Method for manufacturing a power semiconductor device and direct bonded substrate thereof |
US7005734B2 (en) | 2003-05-05 | 2006-02-28 | Ixys Corporation | Double-sided cooling isolated packaged power semiconductor device |
US7732917B2 (en) * | 2007-10-02 | 2010-06-08 | Rohm Co., Ltd. | Power module |
US8941208B2 (en) * | 2012-07-30 | 2015-01-27 | General Electric Company | Reliable surface mount integrated power module |
TWI482244B (en) * | 2012-11-19 | 2015-04-21 | Ind Tech Res Inst | Heat exchanger and semiconductor module |
US8847328B1 (en) | 2013-03-08 | 2014-09-30 | Ixys Corporation | Module and assembly with dual DC-links for three-level NPC applications |
KR102208961B1 (en) * | 2013-10-29 | 2021-01-28 | 삼성전자주식회사 | Semiconductor device package and method of manufacturing the same |
US9443792B1 (en) * | 2015-10-31 | 2016-09-13 | Ixys Corporation | Bridging DMB structure for wire bonding in a power semiconductor device module |
-
2015
- 2015-10-31 US US14/929,308 patent/US9443792B1/en active Active
-
2016
- 2016-07-31 US US15/224,588 patent/US9640461B1/en active Active
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170221842A1 (en) * | 2016-02-02 | 2017-08-03 | Infineon Technologies Ag | Power semiconductor device load terminal |
US10079217B2 (en) * | 2016-02-02 | 2018-09-18 | Infineon Technologies Ag | Power semiconductor device load terminal |
US11315892B2 (en) | 2016-02-02 | 2022-04-26 | Infineon Technologies Ag | Power semiconductor device load terminal |
CN107768340A (en) * | 2017-09-14 | 2018-03-06 | 株洲中车时代电气股份有限公司 | A kind of power model ceramic lining plate |
US11282774B2 (en) | 2019-05-06 | 2022-03-22 | Infineon Technologies Ag | Power semiconductor module arrangement |
US11107739B2 (en) | 2019-05-06 | 2021-08-31 | Infineon Technologies Ag | Power semiconductor module arrangement |
EP3736858A1 (en) * | 2019-05-06 | 2020-11-11 | Infineon Technologies AG | Power semiconductor module arrangement |
CN111900133A (en) * | 2019-05-06 | 2020-11-06 | 英飞凌科技股份有限公司 | Power semiconductor module device |
US11462446B2 (en) | 2019-05-06 | 2022-10-04 | Infineon Technologies Ag | Power semiconductor module arrangement and method for producing the same |
US11699625B2 (en) | 2019-05-06 | 2023-07-11 | Infineon Technologies Ag | Power semiconductor module arrangement |
CN113206048A (en) * | 2020-02-03 | 2021-08-03 | 英飞凌科技股份有限公司 | Semiconductor device and method for manufacturing the same |
US20210242163A1 (en) * | 2020-02-03 | 2021-08-05 | Infineon Technologies Ag | Semiconductor arrangement and method for producing the same |
US11942449B2 (en) * | 2020-02-03 | 2024-03-26 | Infineon Technologies Ag | Semiconductor arrangement and method for producing the same |
WO2022059251A1 (en) * | 2020-09-18 | 2022-03-24 | 住友電気工業株式会社 | Semiconductor device |
JP2022051135A (en) * | 2020-09-18 | 2022-03-31 | 住友電気工業株式会社 | Semiconductor device |
WO2024095597A1 (en) * | 2022-10-31 | 2024-05-10 | 富士電機株式会社 | Semiconductor module |
EP4418317A1 (en) * | 2023-02-16 | 2024-08-21 | Sentec E&E Co., Ltd. | Power module |
Also Published As
Publication number | Publication date |
---|---|
US9640461B1 (en) | 2017-05-02 |
US9443792B1 (en) | 2016-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9640461B1 (en) | Bridging DMB structure for wire bonding in a power semiconductor module | |
US7642640B2 (en) | Semiconductor device and manufacturing process thereof | |
US8319321B2 (en) | Leadless package for high current devices | |
US7800208B2 (en) | Device with a plurality of semiconductor chips | |
JP4459883B2 (en) | Semiconductor device | |
KR100616129B1 (en) | High power mcm package | |
US7745930B2 (en) | Semiconductor device packages with substrates for redistributing semiconductor device electrodes | |
US8358017B2 (en) | Semiconductor package featuring flip-chip die sandwiched between metal layers | |
US7215012B2 (en) | Space-efficient package for laterally conducting device | |
US20060151868A1 (en) | Package for gallium nitride semiconductor devices | |
US7821128B2 (en) | Power semiconductor device having lines within a housing | |
US7372142B2 (en) | Vertical conduction power electronic device package and corresponding assembling method | |
US8519545B2 (en) | Electronic device comprising a chip disposed on a pin | |
US7671455B2 (en) | Semiconductor device package with integrated heat spreader | |
US8575736B2 (en) | Direct contact flip chip package with power transistors | |
US20220199563A1 (en) | High thermal dissipation, packaged electronic device and manufacturing process thereof | |
US11894290B2 (en) | Packaged stackable electronic power device for surface mounting and circuit arrangement | |
JP2004516654A (en) | Semiconductor device package having die projecting from lead frame pad and lead frame | |
US9991183B2 (en) | Semiconductor component having inner and outer semiconductor component housings | |
US20130307132A1 (en) | Semiconductor device | |
KR101766082B1 (en) | Power module | |
JP4759716B2 (en) | Power semiconductor module | |
US11380608B2 (en) | Semiconductor module | |
US11270970B2 (en) | Semiconductor device | |
CN118335709A (en) | Semiconductor package in source-down configuration using vertical connectors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: IXYS CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SPANN, THOMAS;BALAJ-LOOS, IRA;REEL/FRAME:039298/0450 Effective date: 20151029 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: IXYS, LLC, CALIFORNIA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:IXYS CORPORATION;IXYS, LLC;REEL/FRAME:045406/0670 Effective date: 20180116 |
|
AS | Assignment |
Owner name: LITTELFUSE, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IXYS, LLC;REEL/FRAME:049056/0649 Effective date: 20190430 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |