US20160197139A1 - Stable amorphous metal oxide semiconductor - Google Patents

Stable amorphous metal oxide semiconductor Download PDF

Info

Publication number
US20160197139A1
US20160197139A1 US15/072,744 US201615072744A US2016197139A1 US 20160197139 A1 US20160197139 A1 US 20160197139A1 US 201615072744 A US201615072744 A US 201615072744A US 2016197139 A1 US2016197139 A1 US 2016197139A1
Authority
US
United States
Prior art keywords
metal oxide
amorphous
stable
oxide
mixture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/072,744
Inventor
Chan- Long Shieh
Gang Yu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US15/072,744 priority Critical patent/US20160197139A1/en
Publication of US20160197139A1 publication Critical patent/US20160197139A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02551—Group 12/16 materials
    • H01L21/02554—Oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02565—Oxide semiconducting materials not being Group 12/16 materials, e.g. ternary compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02592—Microstructure amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/24—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only semiconductor materials not provided for in groups H01L29/16, H01L29/18, H01L29/20, H01L29/22
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H01L29/78693—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate the semiconducting oxide being amorphous
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/16—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising cuprous oxide or cuprous iodide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00—Organic light-emitting devices
    • H10K50/10—OLEDs or polymer light-emitting diodes [PLED]
    • H10K50/11—OLEDs or polymer light-emitting diodes [PLED] characterised by the electroluminescent [EL] layers

Definitions

  • This invention relates to metal oxide semiconductor material for use in channel layers of semiconductor devices.
  • the devices include spaced apart source and drain areas that conduct through a channel layer positioned therebetween. At least one gate insulator and gate electrode are positioned above and/or below the channel layer, to control the conduction.
  • TFTs are used where high heat cannot be tolerated during fabrication and, thus, a semiconductor must be used that can be deposited at relatively low temperatures (e.g. room temperature) but which still has relatively high mobility.
  • metal oxide semiconductor there is a strong interest in metal oxide semiconductor because of its high carrier mobility, light transparency and low deposition temperature.
  • the high carrier mobility expands applications to higher performance domains that require higher frequency or higher current.
  • the light transparency eliminates the need for a light shield in display and sensor active matrices.
  • the low deposition temperature enables application to flexible electronics on plastic substrates.
  • the unique features of metal oxide semiconductors are: (1) carrier mobility is less dependent on grain size of films, that is, high mobility amorphous metal oxide is possible; (2) density of surface states is low and enables easy field effect for TFTs, this is contrary to covalent semiconductors (such as Si or a-Si) where surface states have to be passivated by hydrogen; and (3) mobility strongly depends on the volume carrier density.
  • the volume carrier density of the metal oxide channel should be high and thickness of the metal oxide film should be small (e.g. ⁇ 100 nm and preferably ⁇ 50 nm).
  • metal oxide semiconductors are stable and the tendency to become polycrystalline at higher process temperatures.
  • Popular metal oxides such as zinc oxide, indium zinc oxide, and indium gallium zinc oxide, are not very stable and become polycrystalline at moderate process temperatures (e.g. greater than approximately 400° C.).
  • Polycrystalline semiconductor metal oxides are not desirable in semiconductor devices for several reasons. For example, the characteristics of transistors formed in polycrystalline semiconductor metal oxides can vary, even between adjacent devices in an array, because of the variation in crystal size and position. To better understand this problem, in a conduction area under a sub-micron gate each different transistor can include from one or two poly-silicon crystalline grains to several crystalline grains and the different number of crystals in the conduction area will produce different characteristics. The dimensions and their physical characteristics among different grains are also different.
  • TFTs metal oxide thin film transistors
  • AMOLED active matrix organic light emitting devices
  • Another object of the invention is to provide a new and improved metal oxide semiconductor material with improved stability and has less tendency to become polycrystalline at higher processing temperatures.
  • Another object of the invention is to provide a new and improved metal oxide semiconductor material with improved stability, high carrier mobility, and good control of oxygen vacancies and carrier density.
  • a stable amorphous metal oxide material for use as a semiconductor in semiconductor devices, the material includes a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide.
  • the stable amorphous metal oxide material is represented by one of the formula XO a YO b , and X—O—Y, where YO is an amorphous insulating covalent metal oxide and XO is an amorphous semiconductor ionic metal oxide.
  • a thin film semiconductor device having a semiconductor layer including a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide.
  • a pair of terminals is positioned in communication with the semiconductor layer and define a conductive channel, and a gate terminal is positioned in communication with the conductive channel and further positioned to control conduction of the channel.
  • the invention further includes a method of depositing the mixture including using nitrogen during the deposition process to control the carrier concentration in the resulting semiconductor layer.
  • FIG. 1 is a simplified layer diagram of a TFT in accordance with the present invention with overlying gate and underlying source/drain;
  • FIG. 2 is a simplified layer diagram of a TFT in accordance with the present invention with overlying gate and overlying source/drain;
  • FIG. 3 is a simplified layer diagram of a TFT in accordance with the present invention with underlying gate and underlying source/drain;
  • FIG. 4 is a simplified layer diagram of a TFT in accordance with the present invention with underlying gate and overlying source/drain.
  • TFT 10 includes a substrate 12 , which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc.
  • a source 13 and a drain 14 are formed in or on (hereinafter generically referred to as “on”) the upper surface of substrate 12 in a spaced apart orientation using any well known method.
  • a metal oxide film 16 is formed in partial overlying relationship to both source 13 and drain 14 and the space therebetween. It will be understood that metal oxide film 16 is the active layer that conducts carriers between the source/drain components.
  • metal oxide layer 16 is less than 100 nm thick and preferably less than 50 nm.
  • a thin gate dielectric layer 17 is formed in overlying relationship to metal oxide film 16 and a gate stack 18 is positioned on gate dielectric layer 17 in overlying relationship to the space between source 13 and drain 14 .
  • TFT 10 is a top gate, bottom source/drain type of device.
  • TFT 20 includes a substrate 22 , which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc.
  • a metal oxide film 26 is deposited on substrate 22 and a source 23 and a drain 24 are formed partially in overlying relationship on the upper surface of metal oxide film 26 so as to form a spaced apart orientation on the upper surface.
  • a thin gate dielectric layer 27 is formed in overlying relationship to metal oxide film 26 in the space between gate 23 and gate 24 and to portions of gate 23 and gate 24 adjacent to the space.
  • a gate stack 28 is positioned on gate dielectric layer 27 in overlying relationship to the space between source 23 and drain 24 .
  • TFT 20 is a top gate, top source/drain type of device.
  • TFT 30 includes a substrate 32 , which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc.
  • a gate stack 38 is formed in substrate 32 by any convenient and established method.
  • a thin gate dielectric layer 37 is formed in overlying relationship to gate stack 38 and the surrounding areas of substrate 32 .
  • a source 33 and a drain 34 are formed in or on (hereinafter generically referred to as “on”) the upper surface of gate dielectric layer 37 in a spaced apart orientation using any well known method.
  • a metal oxide film 36 is formed in partial overlying relationship to both source 33 and drain 34 and the space therebetween.
  • An optional passivation layer 39 is formed over metal oxide film 36 .
  • TFT 30 is a bottom gate, bottom source/drain type of device.
  • TFT 40 includes a substrate 42 , which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc.
  • a gate stack 48 is formed in substrate 42 by any convenient and established method.
  • a thin gate dielectric layer 47 is formed in overlying relationship to gate stack 48 and the surrounding areas of substrate 42 .
  • a metal oxide film 46 is formed on gate dielectric layer 47 in overlying relationship to gate stack 48 and the surrounding area.
  • a source 43 and a drain 44 are formed partially in overlying relationship on the upper surface of metal oxide film 46 so as to define a space therebetween on the upper surface overlying gate stack 48 .
  • An optional passivation layer 49 is formed over the exposed portion of metal oxide film 46 and the surrounding portions of source 43 and drain 44 .
  • TFT 40 is a bottom gate, top source/drain type of device.
  • each of the above examples is a single gate transistor.
  • Double gate transistors i.e. a gate above and below the channel, are known in conjunction with virtually all of the examples. It is intended that the present invention applies to all possible or potential thin film transistors and other thin film devices, e.g. diodes, etc. Further, for purposes of this disclosure it will be understood that in all of the TFT examples the metal oxide film is defined as being “deposited on the substrate”, even if a film is interposed therebetween.
  • metal oxide semiconductor materials are desirable for use in the channel layer of semiconductor devices because of their high carrier mobility.
  • metal oxide semiconductor materials include at least one of zinc oxide, indium oxide, tin oxide, gallium oxide, cadmium oxide, or any combinations thereof.
  • metal oxide semiconductors are relatively unstable and have a tendency to become polycrystalline at higher temperatures.
  • Polycrystalline semiconductor metal oxides are not desirable in semiconductor devices because of the many drawbacks in their structure, including the relatively large grain size.
  • the channel length of presently standard thin film transistors is less than approximately 5 microns.
  • the term “amorphous” is defined as a material with grain size, along the channel length, much less than the channel length of presently standard thin film transistors, e.g. approximately 100 nanometers or less.
  • amorphous metal oxides such as aluminum oxide, boron oxide, silicon oxide, magnesium oxide, beryllium oxide, and combinations thereof, are very stable and do not become polycrystalline easily. However, these metal oxides are not good semiconductors and cannot be used in semiconductor devices in their normal state.
  • amorphous metal oxide semiconductor materials can be greatly improved by mixing some amorphous insulating metal oxides with amorphous metal oxide semiconductor materials.
  • the insulating amorphous metal oxides are virtually non-conducting, it is necessary to provide a continuous network of the amorphous metal oxide semiconductor materials through the resulting mixture.
  • carrier flow is not interrupted by the amorphous metal oxide insulating materials mixed with the amorphous metal oxide semiconductor materials and mobility of the composite oxide can be high.
  • the stability of the composite oxides is enhanced by the stable oxide component but the mobility remains high.
  • several different types of insulating amorphous metal oxides with different valences or other characteristics may be included in a composite mixture to achieve different results, at least one result being enhanced stability.
  • Some typical insulating amorphous metal oxides that can be used in a composite mixture include AlO, SiO, MgO, BeO, BO, and the like, and combinations thereof.
  • the insulating amorphous metal oxides are more covalent in nature with a relatively high energy gap that is E g greater than approximately 6 eV.
  • the insulating amorphous metal oxides may be referred to generically as ‘covalent metal oxides’.
  • the amorphous metal oxide semiconductor materials are more, or practically, ionic in nature with a relatively low energy gap, that is E g less than approximately 4 eV.
  • the semiconducting amorphous metal oxides may be referred to generically as ‘ionic metal oxides’.
  • valence metals i.e. metals from different groups in the periodic table, and mixtures thereof can be used to enhance stability or desirable semiconductor characteristics in a composite mixture. It will be understood that some covalent metal oxides will add more stability because they have a greater tendency not to crystallize (e.g. a higher energy gap). Also, the amount of stable or covalent metal oxide added to the composite mixture is determined by the necessity to maintain a continuous network of the amorphous metal oxide semiconductor materials.
  • the amorphous metal oxide semiconductor materials are represented by XO and the insulating amorphous metal oxides are represented by YO.
  • a formula for the composite mixture can be described as XO a YO b , where ‘a’ is the amount of amorphous metal oxide semiconductor material (ionic metal oxide) in the composite mixture and ‘b’ is the amount of insulating amorphous metal oxide material (covalent metal oxide) in the composite mixture.
  • ‘a’ and ‘b’ are non-zero (greater than zero) and to comply with the requirement that the composite mixture include a continuous network of the amorphous metal oxide semiconductor materials, ‘a’ will generally be larger than ‘b’.
  • b is larger than approximately 5% of the total material.
  • the amount of amorphous semiconductor ionic metal oxide is preferably greater than approximately 17% of the mixture.
  • amorphous semiconductor ionic metal (X) and amorphous insulating covalent metal (Y) in the composite mixture can in some instances form an atomic bond directly with oxygen, represented as X—O—Y herein.
  • X—O—Y simply replaces the formula XO a YO b .
  • a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide is included in the stable amorphous metal oxide material.
  • One other problem that arises from mixing a stable metal oxide with an amorphous metal oxide semiconductor material is that the stable metal oxide tends to reduce the oxygen vacancies. If oxygen is used during deposition in the normal procedure (i.e. less than 5%), the oxygen vacancies can be substantially reduced and the conduction (mobility) of the composite material can become too low. For example, it has been found that by using oxygen during the deposition, carriers are decreased to less than 10 18 carriers per cm 3 . Thus, the use of oxygen to control the carrier concentration in the composite mixture, while it is possible, is very difficult and sensitive.
  • nitrogen can be used to reduce the carrier concentration.
  • the presence of N 2 during deposition can reduce the carrier concentration, but not as strongly as oxygen because nitrogen is less reactive compared to oxygen.
  • the use of nitrogen is less sensitive and it is easier to achieve the desired result.
  • a new and improved metal oxide semiconductor material has been disclosed that has improved stability and has less tendency to become polycrystalline at higher temperatures. Also, the new and improved metal oxide semiconductor material has high carrier mobility and good control of oxygen vacancies.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Deposition Of Substances Of Which Semiconductor Devices Are Composed (AREA)
  • Dram (AREA)

Abstract

A thin film semiconductor device has a semiconductor layer including a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide. A pair of terminals is positioned in communication with the semiconductor layer and define a conductive channel, and a gate terminal is positioned in communication with the conductive channel and further positioned to control conduction of the channel. The invention further includes a method of depositing the mixture including using nitrogen during the deposition process to control the carrier concentration in the resulting semiconductor layer.

Description

    FIELD OF THE INVENTION
  • This invention relates to metal oxide semiconductor material for use in channel layers of semiconductor devices.
    • BACKGROUND OF THE INVENTION
  • In the semiconductor industry and especially thin film semiconductor devices such as thin film transistors (TFTs), the devices include spaced apart source and drain areas that conduct through a channel layer positioned therebetween. At least one gate insulator and gate electrode are positioned above and/or below the channel layer, to control the conduction. In many applications TFTs are used where high heat cannot be tolerated during fabrication and, thus, a semiconductor must be used that can be deposited at relatively low temperatures (e.g. room temperature) but which still has relatively high mobility.
  • There is a strong interest in metal oxide semiconductor because of its high carrier mobility, light transparency and low deposition temperature. The high carrier mobility expands applications to higher performance domains that require higher frequency or higher current. The light transparency eliminates the need for a light shield in display and sensor active matrices. The low deposition temperature enables application to flexible electronics on plastic substrates.
  • The unique features of metal oxide semiconductors are: (1) carrier mobility is less dependent on grain size of films, that is, high mobility amorphous metal oxide is possible; (2) density of surface states is low and enables easy field effect for TFTs, this is contrary to covalent semiconductors (such as Si or a-Si) where surface states have to be passivated by hydrogen; and (3) mobility strongly depends on the volume carrier density. In order to achieve high mobility for high performance applications, the volume carrier density of the metal oxide channel should be high and thickness of the metal oxide film should be small (e.g. <100 nm and preferably <50 nm).
  • However, a major deficiency of metal oxide semiconductors is stability and the tendency to become polycrystalline at higher process temperatures. Popular metal oxides, such as zinc oxide, indium zinc oxide, and indium gallium zinc oxide, are not very stable and become polycrystalline at moderate process temperatures (e.g. greater than approximately 400° C.). Polycrystalline semiconductor metal oxides are not desirable in semiconductor devices for several reasons. For example, the characteristics of transistors formed in polycrystalline semiconductor metal oxides can vary, even between adjacent devices in an array, because of the variation in crystal size and position. To better understand this problem, in a conduction area under a sub-micron gate each different transistor can include from one or two poly-silicon crystalline grains to several crystalline grains and the different number of crystals in the conduction area will produce different characteristics. The dimensions and their physical characteristics among different grains are also different.
  • The stability of metal oxide thin film transistors (TFTs) depends strongly on processing temperatures. At high temperatures, the traps in the bulk semiconductor layer and at the interface or interfaces between the gate insulator and the semiconductor layer can be reduced. For applications, such as active matrix organic light emitting devices (AMOLED), extreme stability is required. It is advantageous to take the metal oxide TFTs to high temperatures, generally between 250° C. and 700° C., during processing. Meanwhile it is desirable to maintain the amorphous nature of the metal oxide at these processing temperatures.
  • It would be highly advantageous, therefore, to remedy the foregoing and other deficiencies inherent in the prior art.
  • Accordingly, it is an object of the present invention to provide a new and improved metal oxide semiconductor material.
  • Another object of the invention is to provide a new and improved metal oxide semiconductor material with improved stability and has less tendency to become polycrystalline at higher processing temperatures.
  • Another object of the invention is to provide a new and improved metal oxide semiconductor material with improved stability, high carrier mobility, and good control of oxygen vacancies and carrier density.
    • SUMMARY OF THE INVENTION
  • Briefly, to achieve the desired objects of the instant invention in accordance with a preferred embodiment thereof, a stable amorphous metal oxide material is provided for use as a semiconductor in semiconductor devices, the material includes a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide. The stable amorphous metal oxide material is represented by one of the formula XOaYOb, and X—O—Y, where YO is an amorphous insulating covalent metal oxide and XO is an amorphous semiconductor ionic metal oxide.
  • The desired objects of the instant invention are further achieved in a thin film semiconductor device having a semiconductor layer including a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide. A pair of terminals is positioned in communication with the semiconductor layer and define a conductive channel, and a gate terminal is positioned in communication with the conductive channel and further positioned to control conduction of the channel.
  • The invention further includes a method of depositing the mixture including using nitrogen during the deposition process to control the carrier concentration in the resulting semiconductor layer.
    • BRIEF DESCRIPTION OF THE DRAWING
  • The foregoing and further and more specific objects and advantages of the instant invention will become readily apparent to those skilled in the art from the following detailed description of a preferred embodiment thereof taken in conjunction with the drawings, in which:
  • FIG. 1 is a simplified layer diagram of a TFT in accordance with the present invention with overlying gate and underlying source/drain;
  • FIG. 2 is a simplified layer diagram of a TFT in accordance with the present invention with overlying gate and overlying source/drain;
  • FIG. 3 is a simplified layer diagram of a TFT in accordance with the present invention with underlying gate and underlying source/drain; and
  • FIG. 4 is a simplified layer diagram of a TFT in accordance with the present invention with underlying gate and overlying source/drain.
    •  DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
  • Turning now to FIG. 1, a simplified layer diagram of one embodiment of a TFT 10, in accordance with the present invention, is illustrated. TFT 10 includes a substrate 12, which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc. A source 13 and a drain 14 are formed in or on (hereinafter generically referred to as “on”) the upper surface of substrate 12 in a spaced apart orientation using any well known method. A metal oxide film 16 is formed in partial overlying relationship to both source 13 and drain 14 and the space therebetween. It will be understood that metal oxide film 16 is the active layer that conducts carriers between the source/drain components. In a preferred embodiment, metal oxide layer 16 is less than 100 nm thick and preferably less than 50 nm. A thin gate dielectric layer 17 is formed in overlying relationship to metal oxide film 16 and a gate stack 18 is positioned on gate dielectric layer 17 in overlying relationship to the space between source 13 and drain 14. Thus, TFT 10 is a top gate, bottom source/drain type of device.
  • Turning now to FIG. 2, a simplified layer diagram of another embodiment of a TFT 20, in accordance with the present invention, is illustrated. TFT 20 includes a substrate 22, which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc. A metal oxide film 26 is deposited on substrate 22 and a source 23 and a drain 24 are formed partially in overlying relationship on the upper surface of metal oxide film 26 so as to form a spaced apart orientation on the upper surface. A thin gate dielectric layer 27 is formed in overlying relationship to metal oxide film 26 in the space between gate 23 and gate 24 and to portions of gate 23 and gate 24 adjacent to the space. A gate stack 28 is positioned on gate dielectric layer 27 in overlying relationship to the space between source 23 and drain 24. Thus, TFT 20 is a top gate, top source/drain type of device.
  • Turning now to FIG. 3, a simplified layer diagram of another embodiment of a TFT 30, in accordance with the present invention, is illustrated. TFT 30 includes a substrate 32, which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc. A gate stack 38 is formed in substrate 32 by any convenient and established method. A thin gate dielectric layer 37 is formed in overlying relationship to gate stack 38 and the surrounding areas of substrate 32. A source 33 and a drain 34 are formed in or on (hereinafter generically referred to as “on”) the upper surface of gate dielectric layer 37 in a spaced apart orientation using any well known method. A metal oxide film 36 is formed in partial overlying relationship to both source 33 and drain 34 and the space therebetween. An optional passivation layer 39 is formed over metal oxide film 36. Thus, TFT 30 is a bottom gate, bottom source/drain type of device.
  • Turning now to FIG. 4, a simplified layer diagram of another embodiment of a TFT 40, in accordance with the present invention, is illustrated. TFT 40 includes a substrate 42, which may be a flexible material, such as plastic, or any other convenient material, such as glass, etc. A gate stack 48 is formed in substrate 42 by any convenient and established method. A thin gate dielectric layer 47 is formed in overlying relationship to gate stack 48 and the surrounding areas of substrate 42. A metal oxide film 46 is formed on gate dielectric layer 47 in overlying relationship to gate stack 48 and the surrounding area. A source 43 and a drain 44 are formed partially in overlying relationship on the upper surface of metal oxide film 46 so as to define a space therebetween on the upper surface overlying gate stack 48. An optional passivation layer 49 is formed over the exposed portion of metal oxide film 46 and the surrounding portions of source 43 and drain 44. Thus, TFT 40 is a bottom gate, top source/drain type of device.
  • It will be understood that the above four examples of thin film transistors illustrate only some of the possible embodiments. For example, each of the above examples is a single gate transistor. Double gate transistors, i.e. a gate above and below the channel, are known in conjunction with virtually all of the examples. It is intended that the present invention applies to all possible or potential thin film transistors and other thin film devices, e.g. diodes, etc. Further, for purposes of this disclosure it will be understood that in all of the TFT examples the metal oxide film is defined as being “deposited on the substrate”, even if a film is interposed therebetween.
  • Amorphous metal oxide semiconductor materials are desirable for use in the channel layer of semiconductor devices because of their high carrier mobility. For purposes of this disclosure, metal oxide semiconductor materials include at least one of zinc oxide, indium oxide, tin oxide, gallium oxide, cadmium oxide, or any combinations thereof. However, metal oxide semiconductors are relatively unstable and have a tendency to become polycrystalline at higher temperatures. Polycrystalline semiconductor metal oxides are not desirable in semiconductor devices because of the many drawbacks in their structure, including the relatively large grain size.
  • It is known in the art that the channel length of presently standard thin film transistors is less than approximately 5 microns. For purposes of this disclosure the term “amorphous” is defined as a material with grain size, along the channel length, much less than the channel length of presently standard thin film transistors, e.g. approximately 100 nanometers or less.
  • Some amorphous metal oxides, such as aluminum oxide, boron oxide, silicon oxide, magnesium oxide, beryllium oxide, and combinations thereof, are very stable and do not become polycrystalline easily. However, these metal oxides are not good semiconductors and cannot be used in semiconductor devices in their normal state.
  • It has been found that the stability of amorphous metal oxide semiconductor materials can be greatly improved by mixing some amorphous insulating metal oxides with amorphous metal oxide semiconductor materials. However, because the insulating amorphous metal oxides are virtually non-conducting, it is necessary to provide a continuous network of the amorphous metal oxide semiconductor materials through the resulting mixture. Thus, carrier flow is not interrupted by the amorphous metal oxide insulating materials mixed with the amorphous metal oxide semiconductor materials and mobility of the composite oxide can be high. Thus, the stability of the composite oxides is enhanced by the stable oxide component but the mobility remains high. Further, it will be understood that several different types of insulating amorphous metal oxides with different valences or other characteristics may be included in a composite mixture to achieve different results, at least one result being enhanced stability.
  • Some typical insulating amorphous metal oxides that can be used in a composite mixture include AlO, SiO, MgO, BeO, BO, and the like, and combinations thereof. Generally, the insulating amorphous metal oxides are more covalent in nature with a relatively high energy gap that is Eg greater than approximately 6 eV. For ease of understanding, the insulating amorphous metal oxides may be referred to generically as ‘covalent metal oxides’.
  • Generally, the amorphous metal oxide semiconductor materials are more, or practically, ionic in nature with a relatively low energy gap, that is Eg less than approximately 4 eV. For ease of understanding, the semiconducting amorphous metal oxides may be referred to generically as ‘ionic metal oxides’.
  • Different valence metals, i.e. metals from different groups in the periodic table, and mixtures thereof can be used to enhance stability or desirable semiconductor characteristics in a composite mixture. It will be understood that some covalent metal oxides will add more stability because they have a greater tendency not to crystallize (e.g. a higher energy gap). Also, the amount of stable or covalent metal oxide added to the composite mixture is determined by the necessity to maintain a continuous network of the amorphous metal oxide semiconductor materials.
  • In the present composite mixture, the amorphous metal oxide semiconductor materials are represented by XO and the insulating amorphous metal oxides are represented by YO. Thus, a formula for the composite mixture can be described as XOaYOb, where ‘a’ is the amount of amorphous metal oxide semiconductor material (ionic metal oxide) in the composite mixture and ‘b’ is the amount of insulating amorphous metal oxide material (covalent metal oxide) in the composite mixture. It should be understood that ‘a’ and ‘b’ are non-zero (greater than zero) and to comply with the requirement that the composite mixture include a continuous network of the amorphous metal oxide semiconductor materials, ‘a’ will generally be larger than ‘b’. Preferably, b is larger than approximately 5% of the total material. Also, the amount of amorphous semiconductor ionic metal oxide is preferably greater than approximately 17% of the mixture.
  • The amorphous semiconductor ionic metal (X) and amorphous insulating covalent metal (Y) in the composite mixture, can in some instances form an atomic bond directly with oxygen, represented as X—O—Y herein. In such instances it should be understood that the formula X—O—Y simply replaces the formula XOaYOb. Further, it will be understood that in either instance a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide is included in the stable amorphous metal oxide material.
  • One other problem that arises from mixing a stable metal oxide with an amorphous metal oxide semiconductor material is that the stable metal oxide tends to reduce the oxygen vacancies. If oxygen is used during deposition in the normal procedure (i.e. less than 5%), the oxygen vacancies can be substantially reduced and the conduction (mobility) of the composite material can become too low. For example, it has been found that by using oxygen during the deposition, carriers are decreased to less than 1018 carriers per cm3. Thus, the use of oxygen to control the carrier concentration in the composite mixture, while it is possible, is very difficult and sensitive.
  • Instead of using oxygen to control the carrier concentration during deposition, it has been found that nitrogen (N2) can used to reduce the carrier concentration. The presence of N2 during deposition can reduce the carrier concentration, but not as strongly as oxygen because nitrogen is less reactive compared to oxygen. Thus, the use of nitrogen is less sensitive and it is easier to achieve the desired result.
  • Thus, a new and improved metal oxide semiconductor material has been disclosed that has improved stability and has less tendency to become polycrystalline at higher temperatures. Also, the new and improved metal oxide semiconductor material has high carrier mobility and good control of oxygen vacancies.
  • Various changes and modifications to the embodiment herein chosen for purposes of illustration will readily occur to those skilled in the art. To the extent that such modifications and variations do not depart from the spirit of the invention, they are intended to be included within the scope thereof which is assessed only by a fair interpretation of the following claims.
  • Having fully described the invention in such clear and concise terms as to enable those skilled in the art to understand and practice the same, the invention claimed is:

Claims (14)

1. A stable amorphous metal oxide material for use as a semiconductor in semiconductor devices, the material comprising a mixture of an amorphous semiconductor ionic metal oxide and an amorphous insulating covalent metal oxide, wherein the amorphous semiconductor ionic metal oxide material has a grain size equal to or smaller than 100 nm.
2. A stable amorphous metal oxide material as claimed in claim 1 wherein the amorphous semiconductor ionic metal oxide is in an amount much greater than the amorphous insulating covalent metal oxide.
3. A stable amorphous metal oxide material as claimed in claim 1 wherein the amount of amorphous insulating covalent metal oxide is sufficient to prevent the amorphous semiconductor ionic metal oxide from becoming poly crystalline at process temperatures.
4. A stable amorphous metal oxide material as claimed in claim 3 wherein the amount of amorphous insulating covalent metal oxide is sufficient to prevent the amorphous semiconductor ionic metal oxide from becoming poly crystalline at process temperatures in a range of approximately 250° C. to approximately 700° C.
5. A stable amorphous metal oxide material as claimed in claim 1 wherein the amount of amorphous insulating covalent metal oxide is sufficiently small to allow a continuous network of the amorphous semiconductor ionic metal oxide.
6. A stable amorphous metal oxide material as claimed in claim 5 wherein the amount of amorphous semiconductor ionic metal oxide is greater than approximately 17% of the mixture.
7. A stable amorphous metal oxide material as claimed in claim 5 wherein the amorphous insulating covalent metal oxide is greater than approximately 5% of the mixture.
8. A stable amorphous metal oxide material as claimed in claim 1 wherein the amorphous semiconductor ionic metal oxide includes one of zinc oxide, indium oxide, tin oxide, gallium oxide, cadmium oxide, or combinations thereof.
9. A stable amorphous metal oxide material as claimed in claim 1 wherein the amorphous insulating covalent metal oxide includes one of aluminum oxide, silicon oxide, magnesium oxide, beryllium oxide, boron oxide, or combinations thereof.
10. A stable amorphous metal oxide material as claimed in claim 1 wherein the mixture at least partially includes the amorphous semiconductor ionic metal oxide (XO) and the amorphous insulating covalent metal oxide (YO) according to the formula XOaYOb, where ‘a’ is the amount of amorphous semiconductor ionic metal oxide in the composite mixture and ‘b’ is the amount of amorphous insulating covalent metal oxide in the composite mixture.
11. A stable amorphous metal oxide material as claimed in claim 1 wherein the mixture comprises oxygen atoms bonded to both metal Y and metal X in the form of X—O—Y, wherein metal X forms ionic bond with the oxygen and metal Y forms covalent bond with the oxygen.
12-30. (canceled)
31. A stable amorphous metal oxide material as claimed in claim 1 wherein the amorphous insulating covalent metal oxide has a grain size equal to or smaller than 100 nm.
32. A stable amorphous metal oxide material as claimed in claim 1 wherein the amorphous semiconductor ionic metal oxide is characterized by an energy gap less than approximately 4 ev in its single phase and the amorphous insulating covalent metal oxide is characterized by an energy gap greater than approximately 6 ev in its single phase.
US15/072,744 2008-09-08 2016-03-17 Stable amorphous metal oxide semiconductor Abandoned US20160197139A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/072,744 US20160197139A1 (en) 2008-09-08 2016-03-17 Stable amorphous metal oxide semiconductor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/206,615 US9306078B2 (en) 2008-09-08 2008-09-08 Stable amorphous metal oxide semiconductor
US15/072,744 US20160197139A1 (en) 2008-09-08 2016-03-17 Stable amorphous metal oxide semiconductor

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/206,615 Division US9306078B2 (en) 2008-09-08 2008-09-08 Stable amorphous metal oxide semiconductor

Publications (1)

Publication Number Publication Date
US20160197139A1 true US20160197139A1 (en) 2016-07-07

Family

ID=41797888

Family Applications (4)

Application Number Title Priority Date Filing Date
US12/206,615 Expired - Fee Related US9306078B2 (en) 2008-09-08 2008-09-08 Stable amorphous metal oxide semiconductor
US13/758,293 Expired - Fee Related US8907336B2 (en) 2008-09-08 2013-02-04 Stable amorphous metal oxide semiconductor
US14/552,641 Expired - Fee Related US9099563B2 (en) 2008-09-08 2014-11-25 Stable amorphous metal oxide semiconductor
US15/072,744 Abandoned US20160197139A1 (en) 2008-09-08 2016-03-17 Stable amorphous metal oxide semiconductor

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US12/206,615 Expired - Fee Related US9306078B2 (en) 2008-09-08 2008-09-08 Stable amorphous metal oxide semiconductor
US13/758,293 Expired - Fee Related US8907336B2 (en) 2008-09-08 2013-02-04 Stable amorphous metal oxide semiconductor
US14/552,641 Expired - Fee Related US9099563B2 (en) 2008-09-08 2014-11-25 Stable amorphous metal oxide semiconductor

Country Status (6)

Country Link
US (4) US9306078B2 (en)
EP (1) EP2324492A4 (en)
JP (1) JP2012502486A (en)
KR (1) KR20110050660A (en)
CN (2) CN102150247B (en)
WO (1) WO2010028269A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11482625B2 (en) 2016-06-03 2022-10-25 Semiconductor Energy Laboratory Co., Ltd. Sputtering target, oxide semiconductor, oxynitride semiconductor, and transistor

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9306078B2 (en) * 2008-09-08 2016-04-05 Cbrite Inc. Stable amorphous metal oxide semiconductor
JP5361651B2 (en) 2008-10-22 2013-12-04 株式会社半導体エネルギー研究所 Method for manufacturing semiconductor device
EP2180518B1 (en) 2008-10-24 2018-04-25 Semiconductor Energy Laboratory Co, Ltd. Method for manufacturing semiconductor device
US8741702B2 (en) 2008-10-24 2014-06-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
KR101667909B1 (en) * 2008-10-24 2016-10-28 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Method for manufacturing semiconductor device
WO2011010541A1 (en) 2009-07-18 2011-01-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
KR102246529B1 (en) 2009-09-16 2021-04-30 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device
WO2013039126A1 (en) 2011-09-16 2013-03-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP5806905B2 (en) * 2011-09-30 2015-11-10 株式会社半導体エネルギー研究所 Semiconductor device
JP5912394B2 (en) * 2011-10-13 2016-04-27 株式会社半導体エネルギー研究所 Semiconductor device
US9236494B2 (en) 2011-12-13 2016-01-12 E Ink Holdings Inc. Field effect transistor
US9490374B1 (en) * 2012-05-04 2016-11-08 Radiation Monitoring Devices, Inc. Radiation detectors
US10367071B2 (en) 2014-12-19 2019-07-30 Nxp Usa, Inc. Method and structure for a large-grain high-k dielectric
US10438841B2 (en) 2015-10-13 2019-10-08 Amorphyx, Inc. Amorphous metal thin film nonlinear resistor
US9496415B1 (en) 2015-12-02 2016-11-15 International Business Machines Corporation Structure and process for overturned thin film device with self-aligned gate and S/D contacts
JP6800092B2 (en) * 2016-06-24 2020-12-16 株式会社半導体エネルギー研究所 Transistors and display devices
TWI726026B (en) * 2016-06-27 2021-05-01 日商半導體能源硏究所股份有限公司 Transistor and semiconductor device
TWI737665B (en) 2016-07-01 2021-09-01 日商半導體能源硏究所股份有限公司 Semiconductor device and method for manufacturing semiconductor device
WO2018009901A1 (en) * 2016-07-07 2018-01-11 Amorphyx, Incorporated Amorphous metal hot electron transistor
TWI811761B (en) 2016-07-11 2023-08-11 日商半導體能源研究所股份有限公司 Metal oxide and semiconductor device
TWI720097B (en) 2016-07-11 2021-03-01 日商半導體能源硏究所股份有限公司 Sputtering target and method for manufacturing the same
CN109643735B (en) * 2016-09-12 2022-12-16 株式会社半导体能源研究所 Display device and electronic apparatus
CN106784313A (en) * 2016-12-27 2017-05-31 武汉华星光电技术有限公司 OTFT and preparation method thereof
GB201708242D0 (en) * 2017-05-23 2017-07-05 Univ Bradford Radiation shield
CN109841735B (en) * 2017-09-30 2020-11-06 Tcl科技集团股份有限公司 Preparation method of TFT, ink for preparing TFT and preparation method thereof
WO2019125367A1 (en) * 2017-12-18 2019-06-27 Intel Corporation Substrate-gated group iii-v transistors and associated fabrication methods
WO2019175698A1 (en) 2018-03-12 2019-09-19 株式会社半導体エネルギー研究所 Metal oxide, and transistor having metal oxide
CN111919302A (en) 2018-03-30 2020-11-10 非结晶公司 Amorphous metal thin film transistor
KR102598375B1 (en) * 2018-08-01 2023-11-06 이데미쓰 고산 가부시키가이샤 Crystal structure compound, oxide sintered body, sputtering target, crystalline oxide thin film, amorphous oxide thin film, thin film transistor and electronic equipment
CN110164878B (en) * 2019-06-10 2022-05-03 惠科股份有限公司 Array substrate and preparation method thereof
US10964811B2 (en) 2019-08-09 2021-03-30 Micron Technology, Inc. Transistor and methods of forming transistors
US11024736B2 (en) 2019-08-09 2021-06-01 Micron Technology, Inc. Transistor and methods of forming integrated circuitry
US11542597B2 (en) 2020-04-08 2023-01-03 Applied Materials, Inc. Selective deposition of metal oxide by pulsed chemical vapor deposition
JP2023534611A (en) 2020-06-12 2023-08-10 アモルフィックス・インコーポレイテッド Circuits containing nonlinear components for electronic devices
US11501812B2 (en) * 2020-07-31 2022-11-15 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor devices including ferroelectric memory and methods of forming the same
US11637175B2 (en) * 2020-12-09 2023-04-25 Micron Technology, Inc. Vertical transistors

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070072439A1 (en) * 2005-09-29 2007-03-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20080291350A1 (en) * 2007-05-23 2008-11-27 Canon Kabushiki Kaisha Electron device using oxide semiconductor and method of manufacturing the same
US9306078B2 (en) * 2008-09-08 2016-04-05 Cbrite Inc. Stable amorphous metal oxide semiconductor

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5985356A (en) * 1994-10-18 1999-11-16 The Regents Of The University Of California Combinatorial synthesis of novel materials
US6380558B1 (en) * 1998-12-29 2002-04-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of fabricating the same
JP3884976B2 (en) * 2002-02-22 2007-02-21 株式会社ルネサステクノロジ Semiconductor memory device and test method
US7002179B2 (en) * 2003-03-14 2006-02-21 Rohm Co., Ltd. ZnO system semiconductor device
US7723394B2 (en) * 2003-11-17 2010-05-25 Los Alamos National Security, Llc Nanocrystal/sol-gel nanocomposites
US7242039B2 (en) * 2004-03-12 2007-07-10 Hewlett-Packard Development Company, L.P. Semiconductor device
US7282782B2 (en) * 2004-03-12 2007-10-16 Hewlett-Packard Development Company, L.P. Combined binary oxide semiconductor device
US7297977B2 (en) * 2004-03-12 2007-11-20 Hewlett-Packard Development Company, L.P. Semiconductor device
US7145174B2 (en) * 2004-03-12 2006-12-05 Hewlett-Packard Development Company, Lp. Semiconductor device
WO2006009782A2 (en) * 2004-06-17 2006-01-26 On International, Inc. Persistent p-type group ii-vi semiconductors
EP1810335B1 (en) * 2004-11-10 2020-05-27 Canon Kabushiki Kaisha Light-emitting device
US7829444B2 (en) * 2004-11-10 2010-11-09 Canon Kabushiki Kaisha Field effect transistor manufacturing method
JP2007053279A (en) * 2005-08-19 2007-03-01 Elpida Memory Inc Method for manufacturing semiconductor device
US8642413B2 (en) * 2006-09-14 2014-02-04 Intel Corporation Formation of strain-inducing films using hydrogenated amorphous silicon
WO2008073469A1 (en) * 2006-12-11 2008-06-19 Lumenz, Llc Zinc oxide multi-junction photovoltaic cells and optoelectronic devices
TWI379438B (en) * 2007-03-02 2012-12-11 Miin Jang Chen Zinc-oxide-based semiconductor light-emitting device and method of fabricating the same
US20080299771A1 (en) * 2007-06-04 2008-12-04 Irving Lyn M Methods of making thin film transistors comprising zinc-oxide-based semiconductor materials and transistors made thereby

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070072439A1 (en) * 2005-09-29 2007-03-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20080291350A1 (en) * 2007-05-23 2008-11-27 Canon Kabushiki Kaisha Electron device using oxide semiconductor and method of manufacturing the same
US9306078B2 (en) * 2008-09-08 2016-04-05 Cbrite Inc. Stable amorphous metal oxide semiconductor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11482625B2 (en) 2016-06-03 2022-10-25 Semiconductor Energy Laboratory Co., Ltd. Sputtering target, oxide semiconductor, oxynitride semiconductor, and transistor
US11929438B2 (en) 2016-06-03 2024-03-12 Semiconductor Energy Laboratory Co., Ltd. Oxide semiconductor and transistor

Also Published As

Publication number Publication date
US9306078B2 (en) 2016-04-05
EP2324492A2 (en) 2011-05-25
WO2010028269A3 (en) 2010-04-29
CN102150247A (en) 2011-08-10
US8907336B2 (en) 2014-12-09
US20100059742A1 (en) 2010-03-11
CN102150247B (en) 2014-05-21
CN104022155B (en) 2017-01-04
KR20110050660A (en) 2011-05-16
JP2012502486A (en) 2012-01-26
US20150115260A1 (en) 2015-04-30
US20130143395A1 (en) 2013-06-06
WO2010028269A2 (en) 2010-03-11
EP2324492A4 (en) 2015-04-22
US9099563B2 (en) 2015-08-04
CN104022155A (en) 2014-09-03

Similar Documents

Publication Publication Date Title
US9306078B2 (en) Stable amorphous metal oxide semiconductor
Ide et al. Electronic defects in amorphous oxide semiconductors: A review
Huby et al. Electrical behavior of zinc oxide layers grown by low temperature atomic layer deposition
US8502222B2 (en) Amorphous oxide semiconductor, semiconductor device, thin film transistor and display device
US9947803B2 (en) Amorphous oxide and thin film transistor
EP2149910B1 (en) Field effect transistor having a channel comprising an oxide semiconductor material including indium and zinc
US20150357480A1 (en) Stable metal-oxide thin film transistor and method of making
US20100295041A1 (en) Display
US8969865B2 (en) Semiconductor film composition
WO2008069056A1 (en) Bottom gate type thin film transistor, method of manufacturing the same, and display apparatus
Matsuzaki et al. Effects of post‐annealing on (110) Cu2O epitaxial films and origin of low mobility in Cu2O thin‐film transistor
Li et al. Performance improvement for solution-processed high-mobility ZnO thin-film transistors
US9224820B2 (en) Oxide semiconductor sputtering target, method of manufacturing thin-film transistors using the same, and thin film transistor manufactured using the same
Walker et al. Low temperature fabrication of high performance ZnO thin film transistors with high-k dielectrics
Ma et al. Schottky barrier source-gated ZnO thin film transistors by low temperature atomic layer deposition
Park et al. Effect on electrical performance of titanium co‐sputtered IZO active‐channel thin‐film transistor
WO2007046930A1 (en) Semiconductor film composition
KR20130135064A (en) Oxide semiconductor target, and method of manufacturing thin-film transistor using the same
Shan et al. Tailoring Threshold Voltage in Indium‐Zinc‐Oxide Thin‐Film Transistors by Inserting a 2‐(4‐Biphenylyl)‐5‐(4‐tert‐butylphenyl)‐1, 3, 4‐oxadiazole Buffer Layer
Lim et al. Characteristics of a‐IZO TFTs with high‐κ HfSiOx gate insulator annealed in various conditions
Hara et al. High Performance Poly-Si TFTs on Non-Alkali Glass Produced Using Continuous Wave Laser Lateral Crystallization

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION