US20160079917A1 - Method and apparatus of a self-biased rc oscillator and ramp generator - Google Patents
Method and apparatus of a self-biased rc oscillator and ramp generator Download PDFInfo
- Publication number
- US20160079917A1 US20160079917A1 US14/487,090 US201414487090A US2016079917A1 US 20160079917 A1 US20160079917 A1 US 20160079917A1 US 201414487090 A US201414487090 A US 201414487090A US 2016079917 A1 US2016079917 A1 US 2016079917A1
- Authority
- US
- United States
- Prior art keywords
- circuit
- coupled
- transistor
- node
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 2
- 239000003990 capacitor Substances 0.000 claims abstract description 65
- 230000008878 coupling Effects 0.000 claims description 8
- 238000010168 coupling process Methods 0.000 claims description 8
- 238000005859 coupling reaction Methods 0.000 claims description 8
- 238000007599 discharging Methods 0.000 claims description 7
- 230000010355 oscillation Effects 0.000 claims description 5
- 238000012545 processing Methods 0.000 claims description 4
- 230000000295 complement effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 19
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000002277 temperature effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B1/00—Details
- H03B1/02—Structural details of power oscillators, e.g. for heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
- H03K3/0231—Astable circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/011—Modifications of generator to compensate for variations in physical values, e.g. voltage, temperature
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/53—Generators characterised by the type of circuit or by the means used for producing pulses by the use of an energy-accumulating element discharged through the load by a switching device controlled by an external signal and not incorporating positive feedback
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L1/00—Stabilisation of generator output against variations of physical values, e.g. power supply
- H03L1/02—Stabilisation of generator output against variations of physical values, e.g. power supply against variations of temperature only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K4/00—Generating pulses having essentially a finite slope or stepped portions
- H03K4/06—Generating pulses having essentially a finite slope or stepped portions having triangular shape
Definitions
- the present invention relates generally to electronic circuits. More particularly, embodiments of the present invention relate to the field of integrated oscillator circuits for controllers and, in particular, controllers for ultra-low power battery applications.
- FIG. 1 is a simplified block diagram illustrating a system 100 in which a controller is configured for frequent power-on and power-off operations.
- the (micro)-controller circuit is in a power down state, while it monitors the state of a terminal GPIO 1 .
- GPIO 1 is connected to a temperature actuated switch 110 , which trips at a preset temperature.
- An LED (light-emitting-diode) 120 is used to indicate when the temperature actuated switch has tripped, based on operations performed by the controller core.
- the logic powers up the controller and enables the oscillator, which provides signals to the core logic to compute the LED driver function.
- the controller goes back to the power down state and shuts down the oscillator. Since the function requires the oscillator to power up and down frequently, it is desirable to have a fast power up and power down time in order to reduce power consumption. Further, the oscillator circuit needs to be a low power circuit in order to save power and extend battery life.
- integrated circuit oscillators are also used to provide clock signals and ramp signals (or sawtooth signals) in pulse width modulation (PWM) based systems, such as those used in switch mode power supplies (SMPS) and amplifier circuits.
- PWM pulse width modulation
- SMPS switch mode power supplies
- Some conventional integrated circuit oscillators use ring oscillators with precision external voltage and current references.
- Other conventional integrated circuit oscillators use capacitor charging circuit, but also rely on external reference circuits and control circuits.
- a precision self-biased RC (resistor-capacitor) oscillator and ramp generator has a combined current reference and voltage references comprised of a circuit branch of a single NMOS diode, a single PMOS diode and a resistor.
- the reference circuit is simplified.
- part of the self-biased RC oscillator and ramp generator circuit is disabled.
- the circuit is configured to provide low power consumption and enables fast startup.
- the oscillator frequency can be precisely determined by the values of one resistance and one capacitance.
- a self-biased RC (resistor-capacitor) oscillator and ramp generator circuit includes a combined current and voltage reference circuit for providing a reference current, a first reference voltage, and a second reference voltage.
- the combined current and voltage reference circuit includes a circuit branch consisting of a diode-connected first PMOS transistor, a resistor R 0 , and a diode-connected first NMOS transistor coupled in series.
- the self-biased RC oscillator and ramp generator circuit also has a signal generating circuit that includes a capacitor.
- the signal generating circuit is configured to charge the capacitor from the first reference voltage to the second reference voltage and to discharge the capacitor from the second reference voltage to the first reference voltage.
- the self-biased RC oscillator and ramp generator circuit is configured to provide a ramp (or saw tooth) signal at a node of the capacitor and to provide an oscillator output signal at an output of the signal generating circuit.
- the combined current and voltage reference circuit and the signal generating circuit are implemented in a single integrated circuit.
- the self-biased RC oscillator and ramp generator circuit is configured to provide a oscillation frequency of 1/2R 0 C 0 , wherein R 0 is the resistance of the resistor in the circuit branch of the combined current and voltage reference circuit, and C 0 is the capacitance of the capacitor.
- a source of the first PMOS transistor is coupled to a power supply, and a gate and a drain of the first PMOS transistor are coupled at a first node, which is coupled to a first terminal of the resistor.
- a source of the first NMOS transistor is coupled to a ground, and a gate and a drain of the first NMOS transistor are coupled at a second node, which is coupled to a second terminal of the resistor.
- the current and voltage reference circuit is configured to provide, the first reference voltage at the first node, the second reference voltage at the second node, and the reference current flowing through the resistor between the first node and the second node.
- the self-biased RC oscillator and ramp generator circuit also includes a temperature compensation circuit coupled between the first node and the second node.
- the temperature compensation circuit includes a first transistor, a second transistor, and a resistor couple in series between a power supply terminal and a ground terminal.
- the self-biased RC oscillator and ramp generator circuit also has a third transistor and a fourth transistor couple in series between the power supply terminal and the ground terminal.
- the first and the third transistors have the same channel width to length (W/L) ratio and form a first current mirror.
- the second transistor has a greater channel width to length (W/L) ratio than the W/L ratio of the fourth transistor, and the second and the fourth transistors forming a second current mirror.
- a fifth transistor has a source coupled to the power supply, a gate is coupled to the gates of the first and the third transistors, and a drain configured for coupling to the first node of the combined voltage and current reference circuit.
- a sixth transistor has a source coupled to the ground, a gate is coupled to the gates of the second and the fourth transistors, and a drain configured for coupling to the second node of the combined voltage and current reference circuit.
- the signal generating circuit includes a second PMOS transistor coupled to the first PMOS transistor to form a first current mirror, a second NMOS transistor coupled to the first NMOS transistor to form a second current mirror.
- the signal generating circuit also includes a first differential pair circuit coupled to the second PMOS transistor to receive the reference current, and a second differential pair circuit coupled to the second NMOS transistor to receive the reference current.
- the first differential pair circuit includes a third PMOS transistor and a fourth PMOS transistor
- the second differential pair circuit includes a third NMOS transistor and a fourth NMOS transistor.
- a drain of the third PMOS transistor and a drain of the third NMOS transistor are coupled at a third node, which is coupled to the capacitor for charging and discharging the capacitor, the third node also being configured to provide a ramp signal.
- the signal generating circuit also includes a first comparator and a second comparator.
- the first comparator circuit a positive input coupled to the third node to sense the voltage on the capacitor and a bias terminal coupled to a drain of the fourth NMOS transistor of the signal generating circuit.
- a second comparator circuit includes a negative input coupled to the third node to sense the voltage on the capacitor and a bias terminal coupled to a drain of the fourth PMOS transistor of the signal generating circuit.
- Gate voltages of the third PMOS transistor, the fourth PMOS transistor, the third NMOS transistor, and the fourth NMOS transistor are related to outputs of the first and the second comparators.
- the signal generating circuit also includes a lath that includes a set input coupled to the output of the first comparator, a reset input coupled to the output of the second comparator, a positive output coupled to the gate of the third PMOS transistor and the gate of the third NMOS transistor, and a negative output coupled to the gate of the fourth PMOS transistor and the gate of the fourth NMOS transistor.
- the positive output is configured to provide the oscillator output signal
- the negative output is configured to provide the complementary oscillator output signal.
- the signal processing circuit is configured to enable the first comparator and disable the second comparator when the capacitor is being charged.
- the signal processing circuit is configured to disable the first comparator and to enable the second comparator when the capacitor is being discharged.
- the first comparator includes a current source coupled to the power supply terminal, a differential pair coupled to the current source, and a bias node coupled to the differential pair.
- the second comparator includes a current source coupled to the ground terminal, a differential pair coupled to the current source, and a bias node coupled to the differential pair.
- the first comparator includes a first transistor having a source coupled to the power supply terminal, a gate coupled to the positive input node of the comparator, a drain for providing the output of the comparator, and a bias node coupled to the drain of the first transistor.
- the second comparator includes a first transistor having a source coupled to the ground terminal, a gate coupled to the negative input node of the comparator, a drain for providing the output of the comparator, and a bias node coupled to the drain of the first transistor.
- a self-biased RC oscillator and ramp generator circuit includes a combined current and voltage reference circuit for providing a reference current, a first reference voltage, and a second reference voltage.
- the combined current and voltage reference circuit includes a circuit branch having a first NMOS transistor, a first PMOS transistor, and a resistor coupled in series.
- the self-biased RC oscillator and ramp generator circuit also includes a capacitor and is to charge and discharge the capacitor between the first reference voltage and the second reference voltage.
- the signal generating circuit is configured to provide a charging current and a discharging current that are equal in magnitude to a current determined by the difference between the first reference voltage and the second reference voltage divided by the resistance of the resistor.
- a gate and a drain of the first PMOS transistor are coupled at a first node, which is coupled to a first terminal of the resistor.
- a gate and a drain of the first NMOS transistor are coupled at a second node, which is coupled to a second terminal of the resistor.
- the current and voltage reference circuit is configured to provide the first reference voltage at the first node, the second reference voltage at the second node, and the reference current flowing through the resistor between the first node and the second node.
- the first NMOS transistor is in a diode connection with its gate and drain connected together
- the first PMOS transistor is in a diode connection with its gate and drain connected together.
- the self-biased RC oscillator and ramp generator circuit is configured to provide a oscillation frequency of 1/2R 0 C 0 , wherein R 0 is the resistance of the resistor in the circuit branch of the combined current and voltage reference circuit, and C 0 is the capacitance of the capacitor.
- the signal generating circuit includes a first differential pair and a first comparator for charging the capacitor, and a second differential pair and a second comparator for charging the capacitor.
- the second comparator is disabled during the charging of the capacitor, and the first comparator is disabled during the discharging of the capacitor.
- FIG. 1 is a simplified block diagram illustrating a system in which a controller is configured for frequent power-on and power-off operations;
- FIG. 2 is a simplified schematic diagram illustrating a self-biased RC oscillator and ramp generator according to an embodiment of the present invention
- FIGS. 3A and 3B are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator of FIG. 2 according to an embodiment of the present invention
- FIGS. 4A and 4B is are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator of FIG. 2 according to another embodiment of the present invention
- FIG. 5 is a timing and waveform diagram illustrating the operation of the self-biased RC oscillator and ramp generator of FIG. 2 according to an embodiment of the present invention
- FIG. 6 is a simplified schematic diagram illustrating a self-biased RC oscillator and ramp generator including temperature compensation according to another embodiment of the present invention.
- FIG. 7 is a simplified schematic diagram illustrating a temperature coefficient compensation circuit that can be used in the oscillator and ramp generator of FIG. 6 according to an embodiment of the present invention.
- FIG. 2 is a simplified schematic diagram illustrating an integrated circuit self-biased RC oscillator and ramp generator circuit 200 according to an embodiment of the present invention.
- self-biased RC oscillator and ramp generator circuit 200 includes a combined current and voltage reference circuit 210 for providing a reference current Is, a first reference voltage Vref 1 , and a second reference voltage Vref 2 .
- Combined current and voltage reference circuit 200 includes a circuit branch of a first PMOS transistor MP 1 in a diode connection, a resistor R 0 , and a first NMOS transistor MN 1 in a diode connection coupled in series.
- Oscillator and ramp generator circuit 200 also has a signal generating circuit 220 that includes a capacitor C 0 and is configured to charge and discharge the capacitor between the first reference voltage and the second reference voltage.
- the self-biased RC oscillator and ramp generator circuit is configured to provide oscillator output signals OSCOUT and OSCOUTB.
- the self-biased RC oscillator and ramp generator circuit is also configured to provide a ramp or saw tooth signal at a node 223 of the capacitor.
- the output signal OSCOUT and an inverted output signal OSCOUTB, as well as the ramp signal have a oscillation frequency of 1/2R0C0, wherein R0 is the resistance of resistor R 0 in combined current and voltage reference circuit 210 , and C0 is the capacitance of capacitor C 0 in signal generating circuit 220 .
- a source node of the first PMOS transistor MP 1 is coupled to a power supply VDD.
- a gate node and a drain node of the first PMOS transistor MP 1 are coupled at a first node 211 , which is coupled to a first terminal of resistor R 0 .
- a source of the first NMOS transistor MN 1 is coupled to a ground VSS.
- a gate and a drain of the first NMOS transistor MN 1 are coupled at a second node 212 , which is coupled to a second terminal of resistor R 0 .
- the combined current and voltage reference circuit is configured to provide the first reference voltage Vref 1 at the first node 211 and to provide the second reference voltage Vref 2 at the second node 212 . Further, The combined current and voltage reference circuit is configured to provide the reference current Is flowing through resistor R 0 between the first node 211 and the second node 212 .
- VDD and VSS designate power supply and ground voltages, respectively.
- signal generating circuit 220 includes a second PMOS transistor MP 2 coupled to the first PMOS transistor MP 1 to form a first current mirror.
- a second NMOS transistor MN 2 is coupled to the first NMOS transistor MN 1 to form a second current mirror.
- a first differential pair circuit including a third PMOS transistor MP 3 and a fourth PMOS transistor MP 4 , are coupled to the second PMOS transistor MP 2 to receive reference current Is.
- a second differential pair circuit including a third NMOS transistor MN 3 and a fourth NMOS transistor MN 4 , is coupled to the second NMOS transistor MN 2 to receive reference current Is.
- a drain of the third PMOS transistor MP 3 and a drain of the third NMOS transistor MN 3 are coupled at a third node 223 , which is coupled to capacitor C 0 for charging and discharging the capacitor.
- signal generating circuit 220 also includes a first comparator circuit COMP_P that includes a positive input coupled to the third node 223 to sense the voltage on capacitor C 0 , a negative input coupled to the first reference voltage Vref 0 , and bias current terminal Ibs coupled to a drain of the fourth NMOS transistor MN 4 and a disable signal OSCOUT.
- Signal generating circuit 220 also has a second comparator circuit COMP_N that includes a negative input coupled to the third node 223 to sense the voltage on capacitor C 0 , a positive input coupled to the second reference voltage Vref 2 , and bias current terminal Ibs coupled to a drain of the fourth PMOS transistor MP 4 and a disable signal OSCOUTB.
- Signal generating circuit 220 also has a latch 230 , which includes a set input coupled to the output of the first comparator COMP_P, and a reset input coupled to the output of the second comparator COMP_N.
- Latch 230 is configured to provide oscillator output signal OSCOUT and inverted output signal OSCOUTB.
- Oscillator output signal OSCOUT is coupled to the gate of the third PMOS transistor MP 3 and the gate of the third NMOS transistor MN 3 .
- Inverted output signal OSCOUTB is coupled to the gate of the fourth PMOS transistor MP 4 and the gate of the fourth NMOS transistor MP 4 .
- FIGS. 3A and 3B are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator of FIG. 2 according to an embodiment of the present invention.
- FIG. 3A is a simplified schematic diagram for a comparator 310 that can be used as COMP_P in FIG. 2 .
- comparator 310 has four transistors M 0 , M 1 , M 2 , and M 3 forming a differential amplifier, and a fifth transistor M 4 for controlling the output when the comparator is disabled.
- a positive input and a negative input nodes are coupled to the gate nodes of transistors M 0 and M 1 , respectively.
- the Ibs node is configured to receive a bias current signal.
- FIGS. 4A and 4B is are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator of FIG. 2 according to another embodiment of the present invention.
- FIG. 4A is a simplified schematic diagram for a comparator 410 that can be used as COMP_P in FIG. 2
- FIG. 4B is a simplified schematic diagram for a comparator 420 that can be used as COMP_N in FIG. 2 .
- comparators 410 and 420 are invertor type comparators, and one of the input terminals (either the positive terminal or the negative terminal) is not used.
- transistor M 0 is chosen to be equal to the corresponding transistor in combined voltage and current reference circuit 210 in FIG. 2 .
- transistor M 0 in comparator 410 is matched to transistor MP 1 in FIG. 2
- transistor M 0 in comparator 420 is matched to transistor MN 1 in FIG. 2
- transistor M 1 is configured to force the output is to a known voltage, similar to the function of transistor M 4 in FIGS. 3A and 3B .
- FIG. 5 is a timing and waveform diagram illustrating the operation of the self-biased RC oscillator and ramp generator of FIG. 2 according to an embodiment of the present invention.
- the operation of self-biased RC oscillator and ramp generator circuit 200 can be described with reference to the waveforms illustrated in FIG. 5 .
- first PMOS transistor MP 1 is in a diode connection, with its gate and drain nodes tied together at node 211 , which provides reference voltage Vref 1 at VDD ⁇ Vsg 1 , where Vsg 1 is the voltage between the source and gate nodes of PMOS transistor MP 1 .
- first NMOS transistor MN 1 is in a diode connection, with its gate and drain nodes tied together at node 212 , which provides reference voltage Vref 2 at Vgs 0 , where Vgs 0 is the voltage between the gate and source nodes of NMOS transistor MN 1 .
- current Is flows through resistor R 0 between reference voltages VDD ⁇ Vsg 1 and Vgs 0 .
- Is ( VDD ⁇ Vgs 0 ⁇ Vsg 1)/ R 0
- the combined current and voltage reference circuit 210 is configured to provide the first and second voltage references VDD ⁇ Vsg 1 and Vgs 0 , as well as current reference Is.
- the reference circuit is simple and has low power consumption.
- reference voltage Vref 1 is provided to the gate of PMOS transistor MP 2 and the negative input terminal of comparator COMP_P
- reference voltage Vref 2 is provided to the gate of NMOS transistor MN 2 and the positive input terminal of comparator COMP_N.
- PMOS transistor MP 2 forms a current mirror with PMOS transistor MP 1 to provide bias current Is to differential pair circuit formed by transistors MP 3 and MP 4
- NMOS transistor MN 2 forms a current mirror with NMOS transistor MN 1 to provide bias current Is to differential pair circuit formed by transistors MN 3 and MN 4 .
- latch circuit 230 provides output signal OSCOUT and inverted output signal OSCOUTB, both of which are logic signals with voltage levels of high and low represented by VDD and VSS in this embodiment.
- OSCOUT and OSCOUTB are used to bias gate terminals of transistors MP 3 , MP 4 , MN 3 , and MN 4 .
- OSCOUT is low or at VSS and OSCOUTB is high or at VDD
- transistor MP 3 and MN 4 are turned on, and transistor MN 3 and MP 4 are turned off.
- bias current Is flows through MP 3 and onto capacitor C 0 .
- comparator COMP_P is biased up at its Ibs terminal by bias current Is flowing through MN 4 .
- comparator COMP_N is disabled. Under this condition, capacitor C 0 is charged up, until its voltage reaches Vref 1 , or Vdd ⁇ Vsg 1 .
- the frequency of the oscillating signals can be calculated as follows. During the discharge of capacitor C 0 , its voltage decreases from Vdd ⁇ Vsg 1 to Vgs 0 . The time it takes to do so is equal to:
- the oscillator frequency can be precisely determined by the values of one resistance R 0 and one capacitance C 0 .
- self-biased RC oscillator and ramp generator circuit 200 is configured to provide low power consumption. At a given time, one of the two transistors in each of the differential pair circuits are disabled, and one of the comparators are disabled. Further, the combined voltage and current reference circuit is formed by a signal branch of two transistors and a resistor, which is a simple circuit with low power consumption.
- FIG. 6 is a simplified schematic diagram illustrating a self-biased RC oscillator and ramp generator including temperature coefficient compensation according to another embodiment of the present invention.
- self-biased RC oscillator and ramp generator 600 is similar to the self-biased RC oscillator and ramp generator circuit 200 described above in connection with FIG. 2 , with the addition of temperature coefficient compensation circuit block 230 coupled to combined current and voltage reference circuit 210 .
- temperature compensation network 230 is inserted at the reference nodes 211 and 212 , whose voltages are Vdd ⁇ Vsg 1 and Vgs 0 , respectively. By inserting a temperature dependent current into the reference nodes, the temperature coefficient of the oscillator can be altered.
- FIG. 7 is a simplified schematic diagram illustrating a temperature coefficient compensation circuit that can be used in self-biased RC oscillator and ramp generator 600 in FIG. 6 according to an embodiment of the present invention.
- temperature coefficient compensation circuit 700 includes a first transistor M 1 , a second transistor M 2 , and a resistor R 0 couple in series between a power supply terminal VDD and a ground terminal VSS.
- Temperature coefficient compensation circuit 700 also includes a third transistor M 3 and a fourth transistor M 4 couple in series between the power supply terminal VDD and the ground terminal VSS.
- the gate nodes of transistors M 1 and M 3 are tied together, and the gate nodes of M 2 and M 4 are tied together.
- the first and the third transistors M 1 and M 3 have the same channel width to length (W/L) ratio and form a first current mirror.
- the second transistor M 2 has a greater channel width to length (W/L) ratio than the W/L ratio of the fourth transistor M 4 , and the second and the fourth transistors M 2 and M 4 form a second current mirror.
- Temperature coefficient compensation circuit 700 also includes a fifth transistor M 5 having a source coupled to the power supply, a gate is coupled to the gates of the first and the third transistors, and a drain configured for coupling to the first node 211 of the combined voltage and current reference circuit 210 .
- Temperature coefficient compensation circuit 700 also includes a sixth transistor M 6 having a source coupled to the ground, a gate is coupled to the gates of the second and the fourth transistors, and a drain configured for coupling to the second node 212 of the combined voltage and current reference circuit 210 .
- transistors M 1 , M 3 , and M 5 are PMOS transistors
- transistors M 2 , M 4 , and M 6 are NMOS transistors.
- temperature coefficient compensation circuit 700 includes a current mirror comprised of equivalent PMOS transistors M 1 and M 3 is configured to force the same current to flow through NMOS transistors M 2 and M 4 .
- transistors M 2 and M 4 have different channel width to length (W/L) ratio with the W/L of M 2 being larger compared to the W/L of M 4 .
- This circuit is configured to generate a positive temperature coefficient (TC) current that can be added or subtracted from the bias reference in the oscillator circuit by different ratios of current mirrors using transistors M 5 and M 6 , allowing TC (temperature coefficient) trim.
- TC temperature coefficient
- appropriate sizes of transistors M 5 and M 6 can determined, for example, by experiments or based on circuit simulation techniques.
- the combined current and voltage reference circuit can be implemented using a single resistor and a single transistor.
- the combined current and voltage reference circuit can be implemented using a single resistor and a single PMOS transistor.
- the combined current and voltage reference circuit can be implemented using a single resistor and a single NMOS transistor.
- either two capacitors are used with currents sources and/or another PMOS and NMOS current mirror is used to provide current in the opposite direction for the comparators and/or the capacitors.
- CMOS transistor complementary metal-oxide-semiconductor
- the circuits disclosed herein can also be implemented using bipolar transistors including NPN and PNP bipolar transistors.
Landscapes
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Control Of Electrical Variables (AREA)
- Circuit Arrangement For Electric Light Sources In General (AREA)
- Electromagnetism (AREA)
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
- Amplifiers (AREA)
Abstract
Description
- NOT APPLICABLE
- The present invention relates generally to electronic circuits. More particularly, embodiments of the present invention relate to the field of integrated oscillator circuits for controllers and, in particular, controllers for ultra-low power battery applications.
-
FIG. 1 is a simplified block diagram illustrating a system 100 in which a controller is configured for frequent power-on and power-off operations. In this example, the (micro)-controller circuit is in a power down state, while it monitors the state of a terminal GPIO1. In this example, GPIO1 is connected to a temperature actuated switch 110, which trips at a preset temperature. An LED (light-emitting-diode) 120 is used to indicate when the temperature actuated switch has tripped, based on operations performed by the controller core. When the temperature actuated switch trips, the logic powers up the controller and enables the oscillator, which provides signals to the core logic to compute the LED driver function. When the computation is completed, the controller goes back to the power down state and shuts down the oscillator. Since the function requires the oscillator to power up and down frequently, it is desirable to have a fast power up and power down time in order to reduce power consumption. Further, the oscillator circuit needs to be a low power circuit in order to save power and extend battery life. - In addition, integrated circuit oscillators are also used to provide clock signals and ramp signals (or sawtooth signals) in pulse width modulation (PWM) based systems, such as those used in switch mode power supplies (SMPS) and amplifier circuits.
- Some conventional integrated circuit oscillators use ring oscillators with precision external voltage and current references. Other conventional integrated circuit oscillators use capacitor charging circuit, but also rely on external reference circuits and control circuits.
- The inventor of this invention has discovered that conventional integrated circuit oscillators often do not satisfy the fast startup and low power requirements for low power battery operations. As described above, conventional integrated circuit oscillators often require external current and voltage references, as well as complex circuits. Some conventional integrated circuit oscillators may use band gap circuits to provide reference voltages. These designs tend to result in complicated circuits and require high power consumption.
- In embodiments of the present invention, a precision self-biased RC (resistor-capacitor) oscillator and ramp generator has a combined current reference and voltage references comprised of a circuit branch of a single NMOS diode, a single PMOS diode and a resistor. By combining the voltage and current references into one circuit branch, the reference circuit is simplified. Further, at a given time, part of the self-biased RC oscillator and ramp generator circuit is disabled. The circuit is configured to provide low power consumption and enables fast startup. Moreover, the oscillator frequency can be precisely determined by the values of one resistance and one capacitance.
- According to an embodiment of the present invention, a self-biased RC (resistor-capacitor) oscillator and ramp generator circuit includes a combined current and voltage reference circuit for providing a reference current, a first reference voltage, and a second reference voltage. The combined current and voltage reference circuit includes a circuit branch consisting of a diode-connected first PMOS transistor, a resistor R0, and a diode-connected first NMOS transistor coupled in series. The self-biased RC oscillator and ramp generator circuit also has a signal generating circuit that includes a capacitor. The signal generating circuit is configured to charge the capacitor from the first reference voltage to the second reference voltage and to discharge the capacitor from the second reference voltage to the first reference voltage. The self-biased RC oscillator and ramp generator circuit is configured to provide a ramp (or saw tooth) signal at a node of the capacitor and to provide an oscillator output signal at an output of the signal generating circuit.
- In an embodiment of the above circuit, the combined current and voltage reference circuit and the signal generating circuit are implemented in a single integrated circuit.
- In an embodiment of the above circuit, the self-biased RC oscillator and ramp generator circuit is configured to provide a oscillation frequency of 1/2R0C0, wherein R0 is the resistance of the resistor in the circuit branch of the combined current and voltage reference circuit, and C0 is the capacitance of the capacitor.
- In another embodiment, in the combined current and voltage reference circuit, a source of the first PMOS transistor is coupled to a power supply, and a gate and a drain of the first PMOS transistor are coupled at a first node, which is coupled to a first terminal of the resistor. A source of the first NMOS transistor is coupled to a ground, and a gate and a drain of the first NMOS transistor are coupled at a second node, which is coupled to a second terminal of the resistor. The current and voltage reference circuit is configured to provide, the first reference voltage at the first node, the second reference voltage at the second node, and the reference current flowing through the resistor between the first node and the second node.
- In another embodiment, the self-biased RC oscillator and ramp generator circuit also includes a temperature compensation circuit coupled between the first node and the second node. In a specific embodiment, the temperature compensation circuit includes a first transistor, a second transistor, and a resistor couple in series between a power supply terminal and a ground terminal. The self-biased RC oscillator and ramp generator circuit also has a third transistor and a fourth transistor couple in series between the power supply terminal and the ground terminal. The first and the third transistors have the same channel width to length (W/L) ratio and form a first current mirror. The second transistor has a greater channel width to length (W/L) ratio than the W/L ratio of the fourth transistor, and the second and the fourth transistors forming a second current mirror. A fifth transistor has a source coupled to the power supply, a gate is coupled to the gates of the first and the third transistors, and a drain configured for coupling to the first node of the combined voltage and current reference circuit. A sixth transistor has a source coupled to the ground, a gate is coupled to the gates of the second and the fourth transistors, and a drain configured for coupling to the second node of the combined voltage and current reference circuit.
- In another embodiment, the signal generating circuit includes a second PMOS transistor coupled to the first PMOS transistor to form a first current mirror, a second NMOS transistor coupled to the first NMOS transistor to form a second current mirror. The signal generating circuit also includes a first differential pair circuit coupled to the second PMOS transistor to receive the reference current, and a second differential pair circuit coupled to the second NMOS transistor to receive the reference current. The first differential pair circuit includes a third PMOS transistor and a fourth PMOS transistor, and the second differential pair circuit includes a third NMOS transistor and a fourth NMOS transistor. A drain of the third PMOS transistor and a drain of the third NMOS transistor are coupled at a third node, which is coupled to the capacitor for charging and discharging the capacitor, the third node also being configured to provide a ramp signal.
- In another embodiment, the signal generating circuit also includes a first comparator and a second comparator. The first comparator circuit a positive input coupled to the third node to sense the voltage on the capacitor and a bias terminal coupled to a drain of the fourth NMOS transistor of the signal generating circuit. A second comparator circuit includes a negative input coupled to the third node to sense the voltage on the capacitor and a bias terminal coupled to a drain of the fourth PMOS transistor of the signal generating circuit. Gate voltages of the third PMOS transistor, the fourth PMOS transistor, the third NMOS transistor, and the fourth NMOS transistor are related to outputs of the first and the second comparators.
- In another embodiment, the signal generating circuit also includes a lath that includes a set input coupled to the output of the first comparator, a reset input coupled to the output of the second comparator, a positive output coupled to the gate of the third PMOS transistor and the gate of the third NMOS transistor, and a negative output coupled to the gate of the fourth PMOS transistor and the gate of the fourth NMOS transistor. The positive output is configured to provide the oscillator output signal, and the negative output is configured to provide the complementary oscillator output signal.
- In another embodiment, the signal processing circuit is configured to enable the first comparator and disable the second comparator when the capacitor is being charged. The signal processing circuit is configured to disable the first comparator and to enable the second comparator when the capacitor is being discharged. In an embodiment, the first comparator includes a current source coupled to the power supply terminal, a differential pair coupled to the current source, and a bias node coupled to the differential pair. The second comparator includes a current source coupled to the ground terminal, a differential pair coupled to the current source, and a bias node coupled to the differential pair. In another embodiment, the first comparator includes a first transistor having a source coupled to the power supply terminal, a gate coupled to the positive input node of the comparator, a drain for providing the output of the comparator, and a bias node coupled to the drain of the first transistor. The second comparator includes a first transistor having a source coupled to the ground terminal, a gate coupled to the negative input node of the comparator, a drain for providing the output of the comparator, and a bias node coupled to the drain of the first transistor.
- According to another embodiment of the present invention, a self-biased RC oscillator and ramp generator circuit includes a combined current and voltage reference circuit for providing a reference current, a first reference voltage, and a second reference voltage. The combined current and voltage reference circuit includes a circuit branch having a first NMOS transistor, a first PMOS transistor, and a resistor coupled in series. The self-biased RC oscillator and ramp generator circuit also includes a capacitor and is to charge and discharge the capacitor between the first reference voltage and the second reference voltage.
- In an embodiment of the above circuit, the signal generating circuit is configured to provide a charging current and a discharging current that are equal in magnitude to a current determined by the difference between the first reference voltage and the second reference voltage divided by the resistance of the resistor.
- In an embodiment, in the combined current and voltage reference circuit, a gate and a drain of the first PMOS transistor are coupled at a first node, which is coupled to a first terminal of the resistor. A gate and a drain of the first NMOS transistor are coupled at a second node, which is coupled to a second terminal of the resistor. The current and voltage reference circuit is configured to provide the first reference voltage at the first node, the second reference voltage at the second node, and the reference current flowing through the resistor between the first node and the second node.
- In another embodiment, the first NMOS transistor is in a diode connection with its gate and drain connected together, and the first PMOS transistor is in a diode connection with its gate and drain connected together.
- In another embodiment, the self-biased RC oscillator and ramp generator circuit is configured to provide a oscillation frequency of 1/2R0C0, wherein R0 is the resistance of the resistor in the circuit branch of the combined current and voltage reference circuit, and C0 is the capacitance of the capacitor.
- In another embodiment, the signal generating circuit includes a first differential pair and a first comparator for charging the capacitor, and a second differential pair and a second comparator for charging the capacitor. The second comparator is disabled during the charging of the capacitor, and the first comparator is disabled during the discharging of the capacitor.
- A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.
-
FIG. 1 is a simplified block diagram illustrating a system in which a controller is configured for frequent power-on and power-off operations; -
FIG. 2 is a simplified schematic diagram illustrating a self-biased RC oscillator and ramp generator according to an embodiment of the present invention; -
FIGS. 3A and 3B are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator ofFIG. 2 according to an embodiment of the present invention; -
FIGS. 4A and 4B is are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator ofFIG. 2 according to another embodiment of the present invention; -
FIG. 5 is a timing and waveform diagram illustrating the operation of the self-biased RC oscillator and ramp generator ofFIG. 2 according to an embodiment of the present invention; -
FIG. 6 is a simplified schematic diagram illustrating a self-biased RC oscillator and ramp generator including temperature compensation according to another embodiment of the present invention; and -
FIG. 7 is a simplified schematic diagram illustrating a temperature coefficient compensation circuit that can be used in the oscillator and ramp generator ofFIG. 6 according to an embodiment of the present invention. - The description below will make reference to a series of drawing figures enumerated above. These diagrams are merely an example and should not unduly limit the scope of the claims herein. In connection with the various aspects illustrated and described, one of ordinary skill in the art would recognize other variations, modifications, and alternatives.
-
FIG. 2 is a simplified schematic diagram illustrating an integrated circuit self-biased RC oscillator andramp generator circuit 200 according to an embodiment of the present invention. As shown inFIG. 2 , self-biased RC oscillator andramp generator circuit 200 includes a combined current andvoltage reference circuit 210 for providing a reference current Is, a first reference voltage Vref1, and a second reference voltage Vref2. Combined current andvoltage reference circuit 200 includes a circuit branch of a first PMOS transistor MP1 in a diode connection, a resistor R0, and a first NMOS transistor MN1 in a diode connection coupled in series. Oscillator andramp generator circuit 200 also has asignal generating circuit 220 that includes a capacitor C0 and is configured to charge and discharge the capacitor between the first reference voltage and the second reference voltage. The self-biased RC oscillator and ramp generator circuit is configured to provide oscillator output signals OSCOUT and OSCOUTB. The self-biased RC oscillator and ramp generator circuit is also configured to provide a ramp or saw tooth signal at anode 223 of the capacitor. In an embodiment, the output signal OSCOUT and an inverted output signal OSCOUTB, as well as the ramp signal, have a oscillation frequency of 1/2R0C0, wherein R0 is the resistance of resistor R0 in combined current andvoltage reference circuit 210, and C0 is the capacitance of capacitor C0 insignal generating circuit 220. - As shown in
FIG. 2 , in combined current andvoltage reference circuit 210, a source node of the first PMOS transistor MP1 is coupled to a power supply VDD. A gate node and a drain node of the first PMOS transistor MP1 are coupled at afirst node 211, which is coupled to a first terminal of resistor R0. A source of the first NMOS transistor MN1 is coupled to a ground VSS. A gate and a drain of the first NMOS transistor MN1 are coupled at asecond node 212, which is coupled to a second terminal of resistor R0. The combined current and voltage reference circuit is configured to provide the first reference voltage Vref1 at thefirst node 211 and to provide the second reference voltage Vref2 at thesecond node 212. Further, The combined current and voltage reference circuit is configured to provide the reference current Is flowing through resistor R0 between thefirst node 211 and thesecond node 212. InFIG. 2 , VDD and VSS designate power supply and ground voltages, respectively. - As shown in
FIG. 2 , signal generatingcircuit 220 includes a second PMOS transistor MP2 coupled to the first PMOS transistor MP1 to form a first current mirror. A second NMOS transistor MN2 is coupled to the first NMOS transistor MN1 to form a second current mirror. A first differential pair circuit, including a third PMOS transistor MP3 and a fourth PMOS transistor MP4, are coupled to the second PMOS transistor MP2 to receive reference current Is. Further, a second differential pair circuit, including a third NMOS transistor MN3 and a fourth NMOS transistor MN4, is coupled to the second NMOS transistor MN2 to receive reference current Is. A drain of the third PMOS transistor MP3 and a drain of the third NMOS transistor MN3 are coupled at athird node 223, which is coupled to capacitor C0 for charging and discharging the capacitor. - As shown in
FIG. 2 , signal generatingcircuit 220 also includes a first comparator circuit COMP_P that includes a positive input coupled to thethird node 223 to sense the voltage on capacitor C0, a negative input coupled to the first reference voltage Vref0, and bias current terminal Ibs coupled to a drain of the fourth NMOS transistor MN4 and a disable signal OSCOUT. Signal generatingcircuit 220 also has a second comparator circuit COMP_N that includes a negative input coupled to thethird node 223 to sense the voltage on capacitor C0, a positive input coupled to the second reference voltage Vref2, and bias current terminal Ibs coupled to a drain of the fourth PMOS transistor MP4 and a disable signal OSCOUTB. Signal generatingcircuit 220 also has alatch 230, which includes a set input coupled to the output of the first comparator COMP_P, and a reset input coupled to the output of the second comparator COMP_N.Latch 230 is configured to provide oscillator output signal OSCOUT and inverted output signal OSCOUTB. Oscillator output signal OSCOUT is coupled to the gate of the third PMOS transistor MP3 and the gate of the third NMOS transistor MN3. Inverted output signal OSCOUTB is coupled to the gate of the fourth PMOS transistor MP4 and the gate of the fourth NMOS transistor MP4. -
FIGS. 3A and 3B are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator ofFIG. 2 according to an embodiment of the present invention.FIG. 3A is a simplified schematic diagram for acomparator 310 that can be used as COMP_P inFIG. 2 . As shown inFIG. 3A ,comparator 310 has four transistors M0, M1, M2, and M3 forming a differential amplifier, and a fifth transistor M4 for controlling the output when the comparator is disabled. A positive input and a negative input nodes are coupled to the gate nodes of transistors M0 and M1, respectively. The Ibs node is configured to receive a bias current signal. The gate of transistor M4 is configured to receive the OSCOUT signal, such that when Ibs=0, the output is to forced zero (which can be VSS or ground) to avoid it to float to VDD. Similarly,FIG. 3B is a simplified schematic diagram for acomparator 320 that can be used as COMP_N inFIG. 2 . It can be seen thatcomparator 320 is similar tocomparator 310, with certain polarities reversed. A positive input and a negative input are coupled to the gate nodes of transistors M0 and M1, respectively. The Ibs node is configured to receive a bias current signal. The gate of transistor M4 is configured to receive the OSCOUTB signal, such that when Ibs=0, the output is to forced zero (VSS or ground) to avoid it to float to VDD. -
FIGS. 4A and 4B is are simplified schematic diagrams illustrating two comparator circuits that can be used in the oscillator and ramp generator ofFIG. 2 according to another embodiment of the present invention.FIG. 4A is a simplified schematic diagram for acomparator 410 that can be used as COMP_P inFIG. 2 , andFIG. 4B is a simplified schematic diagram for acomparator 420 that can be used as COMP_N inFIG. 2 . Note thatcomparators current reference circuit 210 inFIG. 2 . In this arrangement, at the same current Is the gate voltage and drain voltages will be equal, and the switching point is set to Vgs by matching rather than through a differential pair. More specifically, transistor M0 incomparator 410 is matched to transistor MP1 inFIG. 2 , and transistor M0 incomparator 420 is matched to transistor MN1 inFIG. 2 . In addition, transistor M1 is configured to force the output is to a known voltage, similar to the function of transistor M4 inFIGS. 3A and 3B . -
FIG. 5 is a timing and waveform diagram illustrating the operation of the self-biased RC oscillator and ramp generator ofFIG. 2 according to an embodiment of the present invention. The operation of self-biased RC oscillator andramp generator circuit 200 can be described with reference to the waveforms illustrated inFIG. 5 . As shown inFIG. 2 and described above, first PMOS transistor MP1 is in a diode connection, with its gate and drain nodes tied together atnode 211, which provides reference voltage Vref1 at VDD−Vsg1, where Vsg1 is the voltage between the source and gate nodes of PMOS transistor MP1. Similarly, first NMOS transistor MN1 is in a diode connection, with its gate and drain nodes tied together atnode 212, which provides reference voltage Vref2 at Vgs0, where Vgs0 is the voltage between the gate and source nodes of NMOS transistor MN1. Further, current Is flows through resistor R0 between reference voltages VDD−Vsg1 and Vgs0. Current Is can be expressed as below, with VSS=0, -
Is=(VDD−Vgs0−Vsg1)/R0 - Thus, it can be seen that the combined current and
voltage reference circuit 210 is configured to provide the first and second voltage references VDD−Vsg1 and Vgs0, as well as current reference Is. By combining the voltage and current references into one circuit branch, the reference circuit is simple and has low power consumption. - As shown in
FIG. 2 , reference voltage Vref1 is provided to the gate of PMOS transistor MP2 and the negative input terminal of comparator COMP_P, and reference voltage Vref2 is provided to the gate of NMOS transistor MN2 and the positive input terminal of comparator COMP_N. Further, PMOS transistor MP2 forms a current mirror with PMOS transistor MP1 to provide bias current Is to differential pair circuit formed by transistors MP3 and MP4. Similarly, NMOS transistor MN2 forms a current mirror with NMOS transistor MN1 to provide bias current Is to differential pair circuit formed by transistors MN3 and MN4. On the right hand side of the circuit,latch circuit 230 provides output signal OSCOUT and inverted output signal OSCOUTB, both of which are logic signals with voltage levels of high and low represented by VDD and VSS in this embodiment. - In
FIG. 2 , as described above, OSCOUT and OSCOUTB are used to bias gate terminals of transistors MP3, MP4, MN3, and MN4. When OSCOUT is low or at VSS and OSCOUTB is high or at VDD, transistor MP3 and MN4 are turned on, and transistor MN3 and MP4 are turned off. As a result, bias current Is flows through MP3 and onto capacitor C0. Also, comparator COMP_P is biased up at its Ibs terminal by bias current Is flowing through MN4. At this point, comparator COMP_N is disabled. Under this condition, capacitor C0 is charged up, until its voltage reaches Vref1, or Vdd−Vsg1. At that time, the output of comparator COMP_P changes as its positive input starts to exceed the negative input. Now the set input of the latch S goes high, causing OSCOUT to go to VDD and OSCOUTB to go to VSS. At this time MN4 turns off and comparator COMP_P is disabled to save power. At the same time, MP4 turns on to bias comparator COMP_N, and MN3 turns on to discharge C0 from Vdd−Vsg1. Capacitor C0 will be discharged until its voltage reaches Vgs0. At this point, the output of comparator COMP_N changes, which will set the reset input of the latch R to VDD and cause OSCOUT to go back to VDD. The sequence of operation described above are illustrated by the waveforms inFIG. 5 . - The frequency of the oscillating signals can be calculated as follows. During the discharge of capacitor C0, its voltage decreases from Vdd−Vsg1 to Vgs0. The time it takes to do so is equal to:
-
Tdischarge=C0×dV/Is=C0×(Vdd−Vsg1−Vgs0)/((Vdd−Vgs0−Vsg1)/R0)=R0×C0 - When capacitor C0 charges up again, its voltage rises from Vgs0 to Vdd−Vsg1. The time it takes to do so is equal to:
-
Tcharge=C0×dV/Is=C0×(Vdd−Vsg1−Vgs0)/((Vdd−Vgs0−Vsg1)/R0)=R0×C0 - Therefore, the period of the oscillator is:
-
T=Tdischarge+Tcharge=2×R0×C0 - It follows that the frequency can be expressed as follows:
-
Fosc=1/T=1/(2×R0×C0) - It can be seen that the oscillator frequency can be precisely determined by the values of one resistance R0 and one capacitance C0. As described above, self-biased RC oscillator and
ramp generator circuit 200 is configured to provide low power consumption. At a given time, one of the two transistors in each of the differential pair circuits are disabled, and one of the comparators are disabled. Further, the combined voltage and current reference circuit is formed by a signal branch of two transistors and a resistor, which is a simple circuit with low power consumption. -
FIG. 6 is a simplified schematic diagram illustrating a self-biased RC oscillator and ramp generator including temperature coefficient compensation according to another embodiment of the present invention. As shown inFIG. 6 , self-biased RC oscillator andramp generator 600 is similar to the self-biased RC oscillator andramp generator circuit 200 described above in connection withFIG. 2 , with the addition of temperature coefficientcompensation circuit block 230 coupled to combined current andvoltage reference circuit 210. In order to compensate for the temperature effects of the resistor R0, the capacitor C0, and the comparators and current mirrors,temperature compensation network 230 is inserted at thereference nodes -
FIG. 7 is a simplified schematic diagram illustrating a temperature coefficient compensation circuit that can be used in self-biased RC oscillator andramp generator 600 inFIG. 6 according to an embodiment of the present invention. As shown inFIG. 7 , temperaturecoefficient compensation circuit 700 includes a first transistor M1, a second transistor M2, and a resistor R0 couple in series between a power supply terminal VDD and a ground terminal VSS. Temperaturecoefficient compensation circuit 700 also includes a third transistor M3 and a fourth transistor M4 couple in series between the power supply terminal VDD and the ground terminal VSS. The gate nodes of transistors M1 and M3 are tied together, and the gate nodes of M2 and M4 are tied together. The first and the third transistors M1 and M3 have the same channel width to length (W/L) ratio and form a first current mirror. The second transistor M2 has a greater channel width to length (W/L) ratio than the W/L ratio of the fourth transistor M4, and the second and the fourth transistors M2 and M4 form a second current mirror. Temperaturecoefficient compensation circuit 700 also includes a fifth transistor M5 having a source coupled to the power supply, a gate is coupled to the gates of the first and the third transistors, and a drain configured for coupling to thefirst node 211 of the combined voltage andcurrent reference circuit 210. Temperaturecoefficient compensation circuit 700 also includes a sixth transistor M6 having a source coupled to the ground, a gate is coupled to the gates of the second and the fourth transistors, and a drain configured for coupling to thesecond node 212 of the combined voltage andcurrent reference circuit 210. Note in the example ofFIG. 7 , transistors M1, M3, and M5 are PMOS transistors, and transistors M2, M4, and M6 are NMOS transistors. - As shown in
FIG. 7 and described above, temperaturecoefficient compensation circuit 700 includes a current mirror comprised of equivalent PMOS transistors M1 and M3 is configured to force the same current to flow through NMOS transistors M2 and M4. In this embodiment, transistors M2 and M4 have different channel width to length (W/L) ratio with the W/L of M2 being larger compared to the W/L of M4. This results in a delta gate-to-source voltage Vgs across a resistor R0. This circuit is configured to generate a positive temperature coefficient (TC) current that can be added or subtracted from the bias reference in the oscillator circuit by different ratios of current mirrors using transistors M5 and M6, allowing TC (temperature coefficient) trim. In some embodiments, appropriate sizes of transistors M5 and M6 can determined, for example, by experiments or based on circuit simulation techniques. - While the above is a description of specific embodiments of the invention, the description should not be taken as limiting the scope of the invention. It is understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes can be made in light thereof. For example, in alternative embodiments, the combined current and voltage reference circuit can be implemented using a single resistor and a single transistor. In one embodiment, the combined current and voltage reference circuit can be implemented using a single resistor and a single PMOS transistor. In another embodiment, the combined current and voltage reference circuit can be implemented using a single resistor and a single NMOS transistor. In these alternative embodiments, either two capacitors are used with currents sources and/or another PMOS and NMOS current mirror is used to provide current in the opposite direction for the comparators and/or the capacitors. Further, even though all the examples have been described using CMOS transistor, the circuits disclosed herein can also be implemented using bipolar transistors including NPN and PNP bipolar transistors. These and other modifications or changes in light thereof can be suggested to persons skilled in the art and are understood to be included within the spirit and purview of this invention.
Claims (22)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/487,090 US9287823B1 (en) | 2014-09-15 | 2014-09-15 | Method and apparatus of a self-biased RC oscillator and ramp generator |
TW104126714A TWI560996B (en) | 2014-09-15 | 2015-08-17 | Integrated circuit and self-biased rc oscillator and ramp generator circuit |
KR1020150126578A KR20160031959A (en) | 2014-09-15 | 2015-09-07 | Method and apparatus of self-biased rc oscillator and ramp generator |
CN201510584753.6A CN105429612B (en) | 2014-09-15 | 2015-09-15 | Integrated circuit and automatic bias RC oscillator and ramp generator circuit |
KR1020170119332A KR101812931B1 (en) | 2014-09-15 | 2017-09-18 | Method and apparatus of self-biased rc oscillator and ramp generator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/487,090 US9287823B1 (en) | 2014-09-15 | 2014-09-15 | Method and apparatus of a self-biased RC oscillator and ramp generator |
Publications (2)
Publication Number | Publication Date |
---|---|
US9287823B1 US9287823B1 (en) | 2016-03-15 |
US20160079917A1 true US20160079917A1 (en) | 2016-03-17 |
Family
ID=55450259
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/487,090 Active US9287823B1 (en) | 2014-09-15 | 2014-09-15 | Method and apparatus of a self-biased RC oscillator and ramp generator |
Country Status (4)
Country | Link |
---|---|
US (1) | US9287823B1 (en) |
KR (2) | KR20160031959A (en) |
CN (1) | CN105429612B (en) |
TW (1) | TWI560996B (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI616060B (en) * | 2016-08-04 | 2018-02-21 | 松翰科技股份有限公司 | Clock signal generating apparatus and generating method thereof |
CN111294701A (en) * | 2018-12-29 | 2020-06-16 | 展讯通信(深圳)有限公司 | Signal generating circuit and audio processing device |
US10727827B2 (en) * | 2018-12-19 | 2020-07-28 | Texas Instruments Incorporated | Self-biased gate controlled switching circuit |
US11025233B1 (en) * | 2020-01-17 | 2021-06-01 | Samsung Electro-Mechanics Co., Ltd. | Oscillator circuit resistant to noise and jitter |
US20230283264A1 (en) * | 2022-02-25 | 2023-09-07 | Hangzhou Vango Technologies, Inc. | Relaxation oscillating circuit |
KR102649439B1 (en) * | 2024-02-01 | 2024-03-20 | 주식회사 아크칩스 | The RC-Oscillator That Outputs An Oscillation-Signal Independent Of Temperature |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105958943B (en) * | 2016-04-21 | 2018-12-04 | 新茂国际科技股份有限公司 | relaxation oscillator |
CN106026616A (en) * | 2016-06-15 | 2016-10-12 | 中山大学 | Adaptive slope compensation circuit without capacitor structure |
US10044346B2 (en) * | 2016-09-09 | 2018-08-07 | Nuvoton Technology Corporation | Low-power slew rate detector for edge rate control of an output power stage |
US10664031B2 (en) * | 2016-11-26 | 2020-05-26 | Arm Limited | Monitoring circuit and method |
US10425064B2 (en) * | 2016-12-08 | 2019-09-24 | Micron Technology, Inc. | Apparatus and method for a PVT independent RC delay |
US10483985B2 (en) | 2017-01-23 | 2019-11-19 | Samsung Electronics Co., Ltd. | Oscillator using supply regulation loop and operating method thereof |
IT201700014710A1 (en) * | 2017-02-10 | 2018-08-10 | St Microelectronics Srl | VOLTAGE TRIANGULAR WAVE VOLTAGE GENERATOR AND RELATIVE D-CLASS AMPLIFIER CIRCUIT |
IT201700021392A1 (en) * | 2017-02-24 | 2018-08-24 | St Microelectronics Srl | PILOT CIRCUIT, ULTRASONIC EQUIPMENT AND CORRESPONDENT PROCEDURE |
US10571516B2 (en) * | 2017-08-30 | 2020-02-25 | Arm Limited | CMOS process skew sensor |
EP3490147B1 (en) * | 2017-11-28 | 2024-04-10 | ams AG | Relaxation oscillator with an aging effect reduction technique |
CN109257032A (en) * | 2018-07-26 | 2019-01-22 | 上海华虹宏力半导体制造有限公司 | Low-frequency oscillator |
KR102488110B1 (en) * | 2018-09-21 | 2023-01-13 | 에스케이하이닉스 주식회사 | Analog-Digital Conversion circuit and CMOS image sensor including the same |
CN109672428B (en) * | 2018-12-19 | 2023-07-07 | 上海琪埔维半导体有限公司 | Relaxation oscillator |
TWI673952B (en) * | 2018-12-28 | 2019-10-01 | 大陸商北京集創北方科技股份有限公司 | RC oscillator |
CN109995325B (en) * | 2018-12-29 | 2023-05-30 | 成都锐成芯微科技股份有限公司 | Low-noise RC oscillator |
EP3826179A1 (en) * | 2019-11-22 | 2021-05-26 | Nexperia B.V. | Schmitt trigger voltage comparator |
TWI756855B (en) * | 2020-09-29 | 2022-03-01 | 北京歐錸德微電子技術有限公司 | RC oscillator circuit and information processing device |
CN112491397A (en) * | 2020-12-07 | 2021-03-12 | 成都锐成芯微科技股份有限公司 | Multi-frequency-point RC oscillator |
CN114665820A (en) * | 2021-12-15 | 2022-06-24 | 深圳思睿达微电子有限公司 | Oscillator circuit |
CN116527019B (en) * | 2023-07-03 | 2023-12-05 | 成都芯翼科技有限公司 | On-chip oscillator circuit |
CN117728766A (en) * | 2024-01-02 | 2024-03-19 | 芯佰微电子(北京)有限公司 | Oscillator |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5418502A (en) * | 1994-03-03 | 1995-05-23 | Micro Linear Corporation | Micro power R-C relaxation oscillator |
DE69514090T2 (en) * | 1995-03-31 | 2000-05-25 | Co.Ri.M.Me. Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno, Catania | Oscillator circuit with a supply voltage-independent oscillator frequency |
US7227422B2 (en) * | 2002-12-17 | 2007-06-05 | Nxp B.V. | Temperature compensated R-C oscillator |
US7116181B2 (en) * | 2004-12-21 | 2006-10-03 | Actel Corporation | Voltage- and temperature-compensated RC oscillator circuit |
US7342463B2 (en) * | 2005-11-15 | 2008-03-11 | Analog Devices, Inc. | Timer circuits and method |
US9385694B2 (en) | 2011-12-20 | 2016-07-05 | Conexant Systems, Inc. | Low-power programmable oscillator and ramp generator |
-
2014
- 2014-09-15 US US14/487,090 patent/US9287823B1/en active Active
-
2015
- 2015-08-17 TW TW104126714A patent/TWI560996B/en active
- 2015-09-07 KR KR1020150126578A patent/KR20160031959A/en active Application Filing
- 2015-09-15 CN CN201510584753.6A patent/CN105429612B/en active Active
-
2017
- 2017-09-18 KR KR1020170119332A patent/KR101812931B1/en active IP Right Grant
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI616060B (en) * | 2016-08-04 | 2018-02-21 | 松翰科技股份有限公司 | Clock signal generating apparatus and generating method thereof |
US10727827B2 (en) * | 2018-12-19 | 2020-07-28 | Texas Instruments Incorporated | Self-biased gate controlled switching circuit |
CN111294701A (en) * | 2018-12-29 | 2020-06-16 | 展讯通信(深圳)有限公司 | Signal generating circuit and audio processing device |
US11881821B2 (en) | 2018-12-29 | 2024-01-23 | Spreadtrum Communications (Shenzhen) Co., Ltd. | Signal generating circuit and audio processing device |
US11025233B1 (en) * | 2020-01-17 | 2021-06-01 | Samsung Electro-Mechanics Co., Ltd. | Oscillator circuit resistant to noise and jitter |
US20230283264A1 (en) * | 2022-02-25 | 2023-09-07 | Hangzhou Vango Technologies, Inc. | Relaxation oscillating circuit |
US11799455B2 (en) * | 2022-02-25 | 2023-10-24 | Hangzhou Vango Technologies, Inc. | Relaxation oscillating circuit |
KR102649439B1 (en) * | 2024-02-01 | 2024-03-20 | 주식회사 아크칩스 | The RC-Oscillator That Outputs An Oscillation-Signal Independent Of Temperature |
Also Published As
Publication number | Publication date |
---|---|
TWI560996B (en) | 2016-12-01 |
KR101812931B1 (en) | 2017-12-27 |
US9287823B1 (en) | 2016-03-15 |
KR20160031959A (en) | 2016-03-23 |
CN105429612A (en) | 2016-03-23 |
TW201611511A (en) | 2016-03-16 |
KR20170108924A (en) | 2017-09-27 |
CN105429612B (en) | 2018-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9287823B1 (en) | Method and apparatus of a self-biased RC oscillator and ramp generator | |
US11018577B2 (en) | Charge pump circuit for providing voltages to multiple switch circuits | |
US9866215B2 (en) | High speed low current voltage comparator | |
US20100171558A1 (en) | Oscillator for providing a constant oscillation signal, and a signal processing device including the oscillator | |
JP6048289B2 (en) | Bias circuit | |
KR20100077271A (en) | Reference voltage generation circuit | |
JP2001147725A (en) | Bandgap reference circuit | |
KR20100077272A (en) | Reference voltage generation circuit | |
US9608521B2 (en) | DC/DC converter activation stability control | |
US9342085B2 (en) | Circuit for regulating startup and operation voltage of an electronic device | |
US9374007B2 (en) | DC/DC converter | |
JP5637096B2 (en) | Band gap reference voltage circuit and power-on reset circuit using the same | |
US10680524B2 (en) | Fast-charging voltage generator | |
US6720836B2 (en) | CMOS relaxation oscillator circuit with improved speed and reduced process/temperature variations | |
CN110417256B (en) | Apparatus and method for controlling charge pump circuit | |
US8872490B2 (en) | Voltage regulator | |
KR102108777B1 (en) | Delay circuit, oscillation circuit, and semiconductor device | |
JP2004318604A (en) | Startup circuit for band gap type reference voltage circuit | |
US9362897B2 (en) | Method and apparatus for an integrated PN-junction oscillator | |
JP7550529B2 (en) | Boost circuit | |
JP2009273233A (en) | Breakdown voltage protection circuit and control circuit for inverting charge pump using the same | |
JP2012227992A (en) | Level shift circuit, control circuit and dc-dc converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NUVOTON TECHNOLOGY CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HOLZMANN, PETER;REEL/FRAME:033759/0962 Effective date: 20140915 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |