US20160013045A1 - Method and system for gallium nitride electronic devices using engineered substrates - Google Patents
Method and system for gallium nitride electronic devices using engineered substrates Download PDFInfo
- Publication number
- US20160013045A1 US20160013045A1 US14/617,854 US201514617854A US2016013045A1 US 20160013045 A1 US20160013045 A1 US 20160013045A1 US 201514617854 A US201514617854 A US 201514617854A US 2016013045 A1 US2016013045 A1 US 2016013045A1
- Authority
- US
- United States
- Prior art keywords
- gan
- iii
- layer
- substrate
- functional layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 110
- 238000000034 method Methods 0.000 title claims abstract description 52
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 title description 96
- 229910002601 GaN Inorganic materials 0.000 title description 93
- 239000010410 layer Substances 0.000 claims abstract description 179
- 239000002346 layers by function Substances 0.000 claims abstract description 34
- 238000005304 joining Methods 0.000 claims abstract description 12
- 239000000463 material Substances 0.000 claims description 42
- 238000005530 etching Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 26
- 235000012431 wafers Nutrition 0.000 description 25
- 230000008569 process Effects 0.000 description 19
- 238000004519 manufacturing process Methods 0.000 description 14
- 230000015572 biosynthetic process Effects 0.000 description 10
- 239000002019 doping agent Substances 0.000 description 9
- 238000013461 design Methods 0.000 description 8
- 229910052751 metal Inorganic materials 0.000 description 7
- 239000002184 metal Substances 0.000 description 7
- 238000012545 processing Methods 0.000 description 7
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 6
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000012986 modification Methods 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 238000007796 conventional method Methods 0.000 description 5
- 230000005669 field effect Effects 0.000 description 5
- 238000007747 plating Methods 0.000 description 5
- 239000004065 semiconductor Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 238000003486 chemical etching Methods 0.000 description 3
- 230000007547 defect Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 238000001465 metallisation Methods 0.000 description 3
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 229910002704 AlGaN Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000001883 metal evaporation Methods 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000005245 sintering Methods 0.000 description 1
- 239000007779 soft material Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66196—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices with an active layer made of a group 13/15 material
- H01L29/66204—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02538—Group 13/15 materials
- H01L21/0254—Nitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
- H01L21/02645—Seed materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66196—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices with an active layer made of a group 13/15 material
- H01L29/66204—Diodes
- H01L29/66212—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66356—Gated diodes, e.g. field controlled diodes [FCD], static induction thyristors [SITh], field controlled thyristors [FCTh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66893—Unipolar field-effect transistors with a PN junction gate, i.e. JFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
- H01L29/808—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a PN junction gate, e.g. PN homojunction gate
- H01L29/8083—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04026—Bonding areas specifically adapted for layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
Definitions
- Power electronics are widely used in a variety of applications. Power electronic devices are commonly used in circuits to modify the form of electrical energy, for example, from ac to dc, from one voltage level to another, or in some other way. Such devices can operate over a wide range of power levels, from milliwatts in mobile devices to hundreds of megawatts in a high voltage power transmission system. Despite the progress made in power electronics, there is a need in the art for improved electronics systems and methods of operating the same.
- the present invention relates generally to electronic devices. More specifically, the present invention relates to devices fabricating using engineered substrates to provide improvements in device performance parameters.
- the methods and techniques can be applied to a variety of compound semiconductor systems including vertical junction field effect transistors (JFETs), electrical contact structures, diode structures, and the like.
- JFETs vertical junction field effect transistors
- electrical contact structures diode structures, and the like.
- a method for fabricating an electronic device includes providing an engineered substrate structure comprising a III-nitride seed layer, forming GaN-based functional layers coupled to the III-nitride seed layer, and forming a first electrode structure electrically coupled to at least a portion of the GaN-based functional layers.
- the method also includes joining a carrier substrate opposing the GaN-based functional layers and removing at least a portion of the engineered substrate structure.
- the method further includes forming a second electrode structure electrically coupled to at least another portion of the GaN-based functional layers and removing the carrier substrate.
- a vertical III-nitride electronic device includes a first electrical contact structure and a III-nitride epitaxial layer of a first conductivity type coupled to the first electrical contact structure.
- the device also includes a III-nitride epitaxial structure coupled to the III-nitride epitaxial layer and a second electrical contact structure coupled to one or more layers of the III-nitride epitaxial structure.
- a vertical III-nitride JFET includes a device substrate, an interface layer coupled to the device substrate, and a first electrode structure coupled to the interface layer.
- the vertical III-nitride JFET also includes a III-nitride epitaxial layer connected to the first electrode structure, a III-nitride drift layer epitaxially coupled to the III-nitride epitaxial layer, and a III-nitride channel region epitaxially coupled to the III-nitride drift layer.
- the vertical III-nitride JFET further includes a III-nitride source region epitaxially coupled to the III-nitride channel region and one or more gate regions disposed adjacent the III-nitride channel region.
- embodiments of the present invention utilize an engineered substrate during the fabrication of high power, vertical GaN-based devices such as vertical FETs.
- the use of the engineered substrate results in cost reduction in some embodiments.
- some embodiments are characterized by reduced substrate thinning and/or removal processes.
- the substrate resistance is substantial and can impact device performance.
- portions or all of the substrate can be thinned/removed after initial processing.
- Embodiments of the present invention utilize engineered substrates with predetermined GaN-based epitaxial layers that provide desired device characteristics after the handle substrate and bonding layers have been removed.
- FIG. 1 is a simplified cross-sectional diagram illustrating an engineered substrate according to an embodiment of the present invention
- FIG. 2 is a simplified cross-sectional diagram illustrating epitaxial growth on the engineered substrate according to an embodiment of the present invention
- FIG. 3 is a simplified cross-sectional diagram illustrating formation of an electrode according to an embodiment of the present invention.
- FIG. 4 is a simplified cross-sectional diagram illustrating joining of a carrier wafer according to an embodiment of the present invention
- FIG. 5 is a simplified cross-sectional diagram illustrating thinning of the handle wafer according to an embodiment of the present invention
- FIG. 6 is a simplified cross-sectional diagram illustrating removal of layers and formation of an electrode according to an embodiment of the present invention.
- FIG. 7 is a simplified cross-sectional diagram illustrating joining of a substrate according to an embodiment of the present invention.
- FIG. 8 is a simplified cross-sectional diagram illustrating removal of the carrier wafer according to an embodiment of the present invention.
- FIG. 9A is a simplified schematic diagram of a GaN Schottky diode structure according to an embodiment of the present invention.
- FIG. 10 is a simplified schematic diagram of a three-terminal GaN FET structure according to an embodiment of the present invention.
- FIG. 11 is a simplified schematic diagram of a three-terminal GaN bipolar structure according to an embodiment of the present invention.
- FIG. 12 is a simplified schematic diagram illustrating device bonding according to an embodiment of the present invention.
- FIG. 13 is a simplified flowchart illustrating a method of fabricating an electronic device according to an embodiment of the present invention.
- Embodiments of the present invention relate to electronic devices. More specifically, the present invention relates to devices fabricating using engineered substrates to provide improvements in device performance parameters. The methods and techniques can be applied to a variety of compound semiconductor systems including vertical junction field effect transistors (JFETs), electrical contact structures, diode structures, and the like.
- JFETs vertical junction field effect transistors
- electrical contact structures diode structures, and the like.
- GaN-based electronic and optoelectronic devices are undergoing rapid development. Desirable properties associated with GaN and related alloys and heterostructures include high bandgap energy for visible and ultraviolet light emission, favorable transport properties (e.g., high electron mobility and saturation velocity), a high breakdown field, and high thermal conductivity.
- gallium nitride (GaN) epitaxy on GaN seed layers formed on engineered substrates is utilized to fabricate vertical GaN-based semiconductor devices not possible using conventional techniques.
- conventional methods of growing GaN include using a foreign substrate such as silicon carbide (SiC).
- Homoepitaxial GaN layers on GaN seed layers are utilized in the embodiments described herein to provide superior properties to conventional techniques and devices.
- electron mobility, ⁇ is higher for a given background doping level, N.
- resistivity is inversely proportional to electron mobility, as provided by equation (1):
- a high critical electric field allows a larger voltage to be supported over smaller length, L, than a material with a lower critical electric field.
- a smaller length for current to flow together with low resistivity give rise to a lower resistance, R, than other materials, since resistance can be determined by the equation:
- A is the cross-sectional area of the channel or current path.
- GaN GaN is preferable over other materials in minimizing this tradeoff and maximizing performance.
- GaN layers grown on GaN seed layers on engineered substrates have low defect density compared to layers grown on mismatched substrates. The low defect density will give rise to superior thermal conductivity, less trap-related effects such as dynamic on-resistance, and better reliability.
- vertical JFET a vertical JFET.
- vertical JFETs can be designed to have normally-off or normally-on functionality.
- a normally-off vertical JFET is particularly useful due to its ability to prevent current flow if no voltage is applied to the gate, which can serve as, among other things, a safety feature for vertical JFETs used in power applications.
- a normally-off vertical JFET can be created in various ways. For example, an n-type current path from source to drain can be gated on either side by p+ gates. With sufficiently low background doping, and high positive charge due to high hole concentration in the p+ gates, the channel can be depleted of carriers, or pinched off at zero bias. When a positive voltage is applied to the gate(s), the channel can be re-opened to turn the device on.
- the vertical JFET is referred to as a vertical junction field effect transistor since the current flows vertically between the source and drain through the gated region.
- the GaN vertical JFETs described herein can differ from traditional vertical JFETs in other ways.
- other semiconductors used to manufacture vertical JFETs such as SiC can be utilized, altering the mode of manufacture.
- the use of GaN epitaxial layers can allow for non-uniform dopant concentrations as a function of thickness within the various layers of the vertical JFET, which can optimize the performance of the device.
- FIG. 1 is a simplified cross-sectional diagram illustrating an engineered substrate 10 according to an embodiment of the present invention.
- the engineered substrate 10 includes a handle substrate 100 , a bonding layer 101 , and a GaN-based seed layer 102 .
- the bonding layer 101 is an oxide layer, but, as described more fully below, this is not required by embodiments of the present invention.
- the handle substrate 100 provides mechanical rigidity to support overlying layers during handling and processing operations and can be made of a single material or combinations of materials in either a laminated structure, an alloy structure, or combinations thereof.
- the handle substrate can include metal materials, ceramic materials, semiconductor materials, or combinations thereof.
- the engineered substrate 10 shares some common features with silicon-on-insulator substrates used in silicon-based applications.
- the GaN seed layer 102 is epitaxially lifted off in some embodiments during the fabrication of the engineered substrate 10 . In other embodiments, the GaN seed layer is a portion of a GaN substrate that is bonded to the bonding layer 101 and then split off from the substrate using a layer transfer process.
- One of ordinary skill in the art would recognize many variations, modifications, and alternatives.
- the engineered substrate 10 can be utilized, as described herein, in the fabrication of high-power GaN-based electronic devices, providing cost reductions in comparison with conventional techniques, reducing processing related to thinning and removal of GaN-based substrate materials, and the like.
- FIG. 2 is a simplified cross-sectional diagram illustrating epitaxial growth on the engineered substrate according to an embodiment of the present invention.
- a buffer layer 201 e.g., an n+ GaN buffer layer
- MOCVD metalorganic chemical vapor deposition
- the buffer layer is heavily doped n-type to form a highly conductive N+ layer since the seed layer can be highly resistive.
- layer 201 may be doped with silicon or oxygen to a dopant concentration in the range of 1 ⁇ 10 17 cm ⁇ 3 to 1 ⁇ 10 20 cm ⁇ 3 and have a thickness in the range of 0.1 ⁇ am to 10 ⁇ m.
- a drift layer 301 e.g., an n-type GaN drift layer
- Other functional layers 401 are then formed on the drift layer 301 and are intended to represent a wide variety of functional layers as appropriate to particular applications.
- the buffer layer 201 will serve as an n-type contact layer and the drift layer 301 will provide device functionality appropriate, for example, for a vertical JFET.
- the properties of drift layer 301 can vary, depending on desired functionality.
- layer 301 can be a relatively low-doped material with sufficient thickness.
- the dopant concentration of layer 301 is substantially lower than the dopant concentration of layer 201 .
- layer 301 can have an n ⁇ conductivity type, with dopant concentrations ranging from 1 ⁇ 10 14 cm ⁇ 3 to 1 ⁇ 10 18 cm ⁇ 3 .
- the dopant concentration can be uniform, or can vary, for example, as a function of the thickness of the drift region.
- the thickness of layer 301 may be in the range of 4 ⁇ m to 100 ⁇ m, depending on the target voltage rating.
- layer 301 can comprise two or more sublayers, which can have differing physical characteristics (e.g., dopant concentrations, dopant uniformity, etc.).
- GaN seed layer 102 may be substantially undoped, compensation-doped (i.e. have substantially equal concentrations of n-type and p-type doping, such that the net doping concentration is small), or may have net n-type doping or net p-type doping. Additionally, although a GaN seed layer is illustrated in FIGS. 1 and 2 , embodiments of the present invention are not limited to GaN seed layers. Other III-V materials, in particular, III-nitride materials, are included within the scope of the present invention and can be substituted not only for the illustrated GaN seed layer, but also for other GaN-based layers and structures described herein.
- binary III-V (e.g., III-nitride) materials e.g., III-nitride
- ternary III-V (e.g., III-nitride) materials such as InGaN and AlGaN
- quaternary III-nitride materials such as AlInGaN, doped versions of these materials, and the like are included within the scope of the present invention.
- FIG. 3 is a simplified cross-sectional diagram illustrating formation of an electrode according to an embodiment of the present invention.
- a top electrode 501 is electrically connected to one or more of the other applicable functional layers 401 and the actual design and integration will depend on the particular device design and functionality provided by the particular device.
- the top electrode 501 can be formed from one or more layers of electrical conductors including a variety of metals to electrically couple the top electrode 501 to an electrical circuit (not illustrated).
- FIG. 4 is a simplified cross-sectional diagram illustrating joining of a carrier wafer according to an embodiment of the present invention.
- a sacrificial bonding layer 601 is joined to the top electrode 501 and portions of the other applicable functional layers 401 and provides mechanical support for the bonding of carrier wafer 701 to the material structure.
- the carrier wafer 701 will enable subsequent processing to be used to remove the handle wafer and other suitable layers.
- One of ordinary skill in the art would recognize many variations, modifications, and alternatives.
- the material used to form the sacrificial bonding layer 601 can include wax, an oxide material, an organic tape, other organic or metallic materials suitable for bonding of the carrier wafer 701 , combinations thereof, or the like.
- the sacrificial bonding layer 601 is a fairly soft material that is easily removed and provides for resistance to chemical attack during subsequent processing.
- the sacrificial bonding layer 601 will be selected in light of the particular materials used for the carrier wafer in order to provide a good match to the carrier wafer.
- the sacrificial bonding layer 601 provides both adhesion and chemical resistance.
- the material used to form the carrier wafer 701 can include rigid substrates such as sapphire, silicon carbide, silicon, and the like, or could include a more flexible material such as polyimide, plastic, or tape. Therefore, although the carrier wafer is illustrated as a wafer, embodiments of the are not limited to wafers/substrates and the present invention should be understood in a broader context.
- the carrier wafer 701 will provide sufficient rigidity to maintain the integrity of epitaxial layers during processing operations.
- FIG. 5 is a simplified cross-sectional diagram illustrating thinning of the handle wafer according to an embodiment of the present invention.
- the structure illustrated in FIG. 4 has been inverted, with the carrier wafer 701 on the bottom and the handle substrate 100 on the top. Additionally, FIG. 5 illustrates partial removal of the handle substrate using, for example, a thinning, grinding, or other removal process.
- the bonding layer 101 and the GaN-based seed layer 102 are removed using a thinning or other removal process to expose the GaN buffer layer 201 .
- the seed layer which had provided an epitaxial growth surface for the GaN buffer layer, is removed in some embodiments once the purpose of the seed layer (e.g., providing a high quality (for instance single-crystal) epitaxial growth surface) has been accomplished.
- the purpose of the seed layer e.g., providing a high quality (for instance single-crystal) epitaxial growth surface
- the handle substrate can be lapped, ground, or milled during a high removal rate process and then chemically etched, physically etched, or etched using a combination of chemical and physical etching (e.g., wet etch, CAIBE, dry etching using ICP, RIE, or the like). Similar etch processes are then used to remove the bonding layer 101 and the seed layer 102 to expose the buffer layer 201 . Combinations of chemical etching, lapping, dry etching, and the like can be utilized depending on the particular materials.
- GaN is resistant to most wet etches
- selective etches can be used to remove the bonding layer 101 , which can include an oxide, nitride, or other suitable material that is removed during chemical etching in a manner that is selective for the underlying GaN-based seed layer 102 .
- a combination of lapping and chemical etching can be used to remove the handle substrate 100 and the bonding layer 101 (e.g., bonding oxide) in some embodiments to thereby expose the GaN seed layer 102 .
- the GaN seed layer can then be removed using a dry etch (e.g., ICP) that is suitable for the removal of GaN-based materials, and the GaN buffer layer 201 may be thick enough to allow for process margin in the event of over-etching.
- a wet etch may also be used to remove seed layer 102 without substantially etching buffer layer 201 .
- FIG. 6 is a simplified cross-sectional diagram illustrating removal of layers and formation of an electrode according to an embodiment of the present invention. Comparing FIG. 5 to FIG. 6 , the handle substrate, the bonding layer and the seed layer 102 have been removed as described above to expose the buffer layer 201 and a bottom electrode 801 has been deposited to provide for electrical contact to the n+ GaN buffer layer 201 .
- buffer layer 201 provides access to a nitrogen face of the GaN crystal structure after removal of the seed layer. Because the nitrogen face enables formation of good ohmic contacts using low temperature metal deposition processes, the formation of the bottom electrode 801 can be a low temperature process.
- the bottom electrode 801 can be deposited at room temperature without the need for a post-deposition anneal.
- Various techniques can be used for contact formation, including metal evaporation, sputtering, plating, combinations thereof, or the like. Referring to FIG. 6 , it should be noted that the use low temperature processes for the formation of the bottom electrode 801 enable the use of materials for the sacrificial bonding layer 601 that would not necessarily be available if a high temperature metallization process was used to form the bottom electrode 801 . Additional description related to electrodes and metallization is provided in U.S. patent application Ser. No. 13/552,365, filed on Jul. 18, 2012, and entitled “GaN Power Device with Solderable Back Metal,” the disclosure of which is hereby incorporated by reference in its entirety for all purposes.
- the electrical and thermal substrate 1001 also provides mechanical support for the epitaxial device layers after removal of the carrier wafer 701 .
- the electrical and thermal substrate can be joined to the illustrated structure using the bonding interface layer in conjunction with or supplemented by a soldering, sintering, or other suitable process.
- the bottom electrode 801 could be formed (e.g., plated) to a sufficient thickness to provide for mechanical support of the epitaxial layers.
- bottom electrode 801 may include copper, nickel, aluminum, similar metals or alloys of several metals.
- layer 801 may comprise a copper layer of 25 ⁇ m to 100 ⁇ m thickness formed by a chemical and/or electrochemical plating process.
- the thickness and composition of top electrode 501 may be similar to bottom electrode 801 , such that the mechanical stress caused by the mismatch in thermal coefficients of expansion (TCE) of these electrodes and GaN device layers is balanced.
- TCE thermal coefficients of expansion
- the electrical and thermal substrate may be utilized, whereas in other embodiments, alternative techniques are used to provide the desired mechanical, electrical, and thermal performance characteristics.
- FIG. 8 is a simplified cross-sectional diagram illustrating removal of the carrier wafer according to an embodiment of the present invention.
- the carrier wafer has been debonded or removed along with the sacrificial bonding layer to expose the top electrode and portions of the other applicable functional layers.
- an organic solvent can be used to remove this layer.
- an electrical and thermal substrate is illustrated in FIG. 8 , this is not required by the present invention and plating of one or more layers, including extra plating of bottom electrode 801 can be used to provide mechanical support for the device layers.
- At least one of the top electrode or the bottom electrode are plated to a sufficient thickness to provide mechanical support, for example 25 ⁇ m of copper for the top electrode and 25 ⁇ m of copper for the bottom electrode.
- stress balancing of the top electrode 501 and the bottom electrode 801 can be utilized to place the epitaxial device layers in compressive stress.
- Utilizing the engineered substrate during the fabrication process results in a device structure substantially free of substrate material since the GaN substrate characterizing conventional devices has been replaced with the GaN buffer layer 201 , which can be very thin in comparison to a conventional substrate.
- a bulk GaN wafer may have a starting thickness of 300 ⁇ m to 500 ⁇ m, depending on the wafer diameter. Because the substrate is in series with the electrical current flow and the heat flow, it adds significantly to both the electrical and thermal resistance. In conventional vertical power device processing on bulk substrates, the substrate is preferably thinned to reduce its thermal and electrical resistance. However, the minimum final substrate thickness is limited by handling and mechanical stress issues.
- the final substrate thickness may be in the range of 50 ⁇ m to 150 ⁇ m.
- the equivalent final “substrate” thickness is the same as the thickness of N+ GaN buffer layer 301 , which may be in the range of 1 ⁇ m to 10 ⁇ m.
- the present invention provides vertical GaN power devices with much lower electrical and thermal resistance compared to vertical GaN power devices fabricated on bulk GaN substrates.
- FIG. 9A is a simplified schematic diagram of a GaN Schottky diode structure according to an embodiment of the present invention.
- the GaN Schottky diode structure illustrated in FIG. 9A is an example of a two-terminal GaN-based device that utilizes the epitaxial structure fabricated using the engineered substrate process described herein. Additional description related to Schottky diode structures is provided in U.S. patent application Ser. No. 13/225,345, filed on Sep. 2, 2011 and U.S. patent application Ser. No. 13/289,219, filed on Nov. 4, 2011, the disclosures of which are hereby incorporated by reference in their entirety for all purposes.
- a Schottky contact is formed as the top electrode, providing a Schottky barrier to lightly doped n-type GaN-based drift layer.
- the buffer layer and the drift layer, in the device illustrated in FIG. 9A are both epitaxial layers that are grown using the seed layer, with the seed layer subsequently removed, resulting in only epitaxial material being present in the layers between the contacts. Because the device structure is free of substrate material, the material properties are defined by the epitaxial growth processes, which provide more control for device design and fabrication.
- the removal of the substrate material enables the fabrication of device structures that are thinner than conventional devices, for example, with the thickness of the buffer layer (i.e., the distance measured from the bottom electrode to the III-nitride drift layer) being less than 5 ⁇ m, less than 4 ⁇ m, less than 3 ⁇ m, less than 2 ⁇ m, less than 1 ⁇ m, less than 0.5 ⁇ m, less than 0.1 ⁇ m, or the like, which is appropriate for a structure with only a buffer layer between the original seed layer and the drift layer.
- the thickness of the buffer layer i.e., the distance measured from the bottom electrode to the III-nitride drift layer
- the III-nitride epitaxial layers, including the buffer and drift layer are silicon-doped n-type layers, rather than being oxygen doped, which is the conventional dopant for n-type GaN substrates.
- the buffer layer utilized in the illustrated devices are characterized by an oxygen concentration less than 5 ⁇ 10 17 cm ⁇ 3 (for example, less than 2 x 10 17 cm ⁇ 3 ), which is an oxygen concentration associated with GaN substrates.
- the silicon concentration of the buffer layer can be greater than 1 ⁇ 10 18 cm ⁇ 3 .
- devices fabricated using engineered substrates provide lower electrical resistance, lower thermal resistance, and the like because of the absence of the substrate material.
- FIG. 9B is a simplified schematic diagram of a GaN p-n diode structure according to an embodiment of the present invention.
- the GaN p-n junction diode structure illustrated in FIG. 9B is another example of a two-terminal GaN-based device that utilizes the epitaxial structure fabricated using the engineered substrate process described herein. Additional description related to p-n junction diode structures is provided in U.S. patent application Ser. No. 13/225,345, filed on Sep. 2, 2011 and U.S. patent application Ser. No. 13/289,219, filed on Nov. 4, 2011, the disclosures of which are hereby incorporated by reference in their entirety for all purposes. As illustrated in FIG.
- a p-type ohmic contact is formed as the top electrode, providing an ohmic contact to p-type GaN-based layer, which forms a p-n junction with lightly doped n-type GaN-based drift layer.
- a merged PIN, Schottky (MPS) diode structure can be fabricated using engineered substrates as described herein. Additional description related to MPS diodes is provided in U.S. patent application Ser. No. 13/300,028, filed on Nov. 18, 2011, the disclosure of which is hereby incorporated by reference in its entirety for all purposes.
- FIG. 10 is a simplified schematic diagram of a three-terminal GaN FET structure according to an embodiment of the present invention.
- the three-terminal device illustrated in FIG. 10 is a vertical junction field effect transistor (JFET), which can be fabricated using techniques discussed in more detail in U.S. patent application Ser. No. 13/198,655, filed on Aug. 4, 2011, the disclosure of which is hereby incorporated by reference in its entirety for all purposes.
- the vertical JFET includes a lightly doped n-type GaN-based drift layer 1050 and a lightly doped GaN-based channel region 1051 .
- Gate material 1060 (e.g., a p-type GaN-based layer) is biased by application of voltage to metal 1061 , which forms an ohmic contact to the p-type gate material.
- the source region 1052 is biased by application of voltage to source metal 1053 , which forms an ohmic contact to the heavily doped n-type source region. Because the structure illustrated in FIG. 10 utilized an engineered substrate during fabrication, voltage drop associated with a GaN substrate is reduced since the bottom electrode is connected to the heavily doped n-type GaN buffer layer and the drift layer 1050 .
- FIG. 11 is a simplified schematic diagram of a three-terminal GaN bipolar structure according to an embodiment of the present invention.
- the functional layers include a heavily doped p-type base 1151 positioned between a lightly doped n-type drift layer 1150 connected to the bottom electrode 801 (collector) and a heavily doped emitter structure including an n-type Al x Ga 1 ⁇ x N layer 1160 , an n-type GaN layer 1161 , and an ohmic metal contact 1162 (emitter) to the n-type GaN layer 1161 .
- Current entering the base 1151 , biased using an ohmic contact 1152 to the p-GaN layer is amplified to produce the collector and emitter current.
- NPN BJT NPN BJT
- PNP designs can be utilized as well.
- Doping and thickness of the various layers of the BJT are selected to provide predetermined device characteristics appropriate to the particular design.
- One of ordinary skill in the art would recognize many variations, modifications, and alternatives.
- FIG. 12 is a simplified schematic diagram illustrating device bonding according to an embodiment of the present invention.
- FIG. 12 presents an alternative design to the use of an electrical and thermal substrate as illustrated in FIG. 8 .
- the GaN buffer layer 201 As illustrated in FIG. 12 , the GaN buffer layer 201 , the GaN drift layer 301 , the other applicable functional layers 401 , and the top electrodes (#1 and #2) are illustrated and can be compared to these layers in FIG. 3 .
- Multiple top electrodes 1201 and 1202 are fabricated in the embodiment illustrated in FIG. 12 .
- the structure is then flip-chip bonded to substrate 1220 using bonds 1210 .
- flip-chip bonding can be used after the formation of the functional layers to bond the structure to substrate 1220 . Removal of the handle substrate 100 along with bonding layer and the seed layer is then performed prior to formation of the bottom electrode 1230 .
- substrate 1220 can include wire traces and/or insulated interconnects connected to bonding regions to provide separate electrical circuits for a first top electrode 1201 and a second top electrode 1202 .
- An example is a design using direct bonded copper (DBC).
- the top electrodes can be formed using plating as described above.
- FIG. 13 is a simplified flowchart illustrating a method of fabricating an electronic device according to an embodiment of the present invention.
- the method 1300 includes providing an engineered substrate structure comprising a III-nitride seed layer ( 1310 ) and forming GaN-based functional layers coupled to the III-nitride seed layer.
- the III-nitride seed layer includes GaN material, such as a portion of a GaN substrate removed during a layer transfer process, for example, an n-type GaN-based material.
- the method includes epitaxially growing a III-nitride buffer layer coupled to the III-nitride seed layer and a III-nitride drift layer coupled to the III-nitride buffer layer.
- the method can additionally include epitaxially growing the GaN-based functional layers in order to form the GaN-based functional layers.
- the method also includes forming a first electrode structure electrically coupled to at least a portion of the GaN-based functional layers ( 1314 ) and joining a carrier substrate opposing the GaN-based functional layers ( 1316 ).
- Joining the carrier wafer to the GaN-based functional layers can include forming an electrode structure coupled to at least a portion of one of the GaN-based functional layers, forming a sacrificial bonding layer coupled to another portion of the one of the GaN-based functional layers and at least a portion of the electrode structure, and bonding the carrier wafer to the sacrificial bonding layer.
- the method further includes removing at least a portion of the engineered substrate structure ( 1318 ) and forming a second electrode structure electrically coupled to at least another portion of the GaN-based functional layers ( 1320 ). Additionally, the method includes removing the carrier substrate ( 1322 ). In a particular embodiment, removing the carrier substrate includes removing the sacrificial bonding layer discussed above.
- the engineered substrate can include a handle wafer and a bonding layer coupled to the III-nitride seed layer.
- removing at least a portion of the engineered substrate structure can include mechanically removing the handle wafer, chemically etching the bonding layer, and physically etching the III-nitride seed layer.
- embodiments provide structures that are substantially free from substrate materials, rather using epitaxially grown materials to form the device layers.
- the method can also include joining a device substrate to the second electrode prior to removing the carrier substrate, whereas in other embodiments, the second electrode is plated to a thickness such that a device substrate is not utilized, with the structure of the second electrode providing sufficient mechanical support for other layers during fabrication and packaging processes.
- FIG. 13 provides a particular method of fabricating an electronic device according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated in FIG. 13 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications.
- One of ordinary skill in the art would recognize many variations, modifications, and alternatives.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
- This application is a division of U.S. patent application Ser. No. 13/572,408, filed on Aug. 10, 2012, the disclosure of which is hereby incorporated by reference in its entirety for all purposes.
- Power electronics are widely used in a variety of applications. Power electronic devices are commonly used in circuits to modify the form of electrical energy, for example, from ac to dc, from one voltage level to another, or in some other way. Such devices can operate over a wide range of power levels, from milliwatts in mobile devices to hundreds of megawatts in a high voltage power transmission system. Despite the progress made in power electronics, there is a need in the art for improved electronics systems and methods of operating the same.
- The present invention relates generally to electronic devices. More specifically, the present invention relates to devices fabricating using engineered substrates to provide improvements in device performance parameters. The methods and techniques can be applied to a variety of compound semiconductor systems including vertical junction field effect transistors (JFETs), electrical contact structures, diode structures, and the like.
- According to an embodiment of the present invention, a method for fabricating an electronic device is provided. The method includes providing an engineered substrate structure comprising a III-nitride seed layer, forming GaN-based functional layers coupled to the III-nitride seed layer, and forming a first electrode structure electrically coupled to at least a portion of the GaN-based functional layers. The method also includes joining a carrier substrate opposing the GaN-based functional layers and removing at least a portion of the engineered substrate structure. The method further includes forming a second electrode structure electrically coupled to at least another portion of the GaN-based functional layers and removing the carrier substrate.
- According to another embodiment of the present invention, a vertical III-nitride electronic device is provided. The device includes a first electrical contact structure and a III-nitride epitaxial layer of a first conductivity type coupled to the first electrical contact structure. The device also includes a III-nitride epitaxial structure coupled to the III-nitride epitaxial layer and a second electrical contact structure coupled to one or more layers of the III-nitride epitaxial structure.
- According to an alternative embodiment of the present invention, a vertical III-nitride JFET is provided. The vertical III-nitride JFET includes a device substrate, an interface layer coupled to the device substrate, and a first electrode structure coupled to the interface layer. The vertical III-nitride JFET also includes a III-nitride epitaxial layer connected to the first electrode structure, a III-nitride drift layer epitaxially coupled to the III-nitride epitaxial layer, and a III-nitride channel region epitaxially coupled to the III-nitride drift layer. The vertical III-nitride JFET further includes a III-nitride source region epitaxially coupled to the III-nitride channel region and one or more gate regions disposed adjacent the III-nitride channel region.
- Numerous benefits are achieved by way of the present invention over conventional techniques. For example, embodiments of the present invention utilize an engineered substrate during the fabrication of high power, vertical GaN-based devices such as vertical FETs. The use of the engineered substrate results in cost reduction in some embodiments. Additionally, some embodiments are characterized by reduced substrate thinning and/or removal processes. For some vertical devices, particularly, high performance GaN-based devices, the substrate resistance is substantial and can impact device performance. In order to reduce resistance associated with the substrate, portions or all of the substrate can be thinned/removed after initial processing. Embodiments of the present invention utilize engineered substrates with predetermined GaN-based epitaxial layers that provide desired device characteristics after the handle substrate and bonding layers have been removed. These and other embodiments of the invention, along with many of its advantages and features, are described in more detail in conjunction with the text below and attached figures.
-
FIG. 1 is a simplified cross-sectional diagram illustrating an engineered substrate according to an embodiment of the present invention; -
FIG. 2 is a simplified cross-sectional diagram illustrating epitaxial growth on the engineered substrate according to an embodiment of the present invention; -
FIG. 3 is a simplified cross-sectional diagram illustrating formation of an electrode according to an embodiment of the present invention; -
FIG. 4 is a simplified cross-sectional diagram illustrating joining of a carrier wafer according to an embodiment of the present invention; -
FIG. 5 is a simplified cross-sectional diagram illustrating thinning of the handle wafer according to an embodiment of the present invention; -
FIG. 6 is a simplified cross-sectional diagram illustrating removal of layers and formation of an electrode according to an embodiment of the present invention; -
FIG. 7 is a simplified cross-sectional diagram illustrating joining of a substrate according to an embodiment of the present invention; -
FIG. 8 is a simplified cross-sectional diagram illustrating removal of the carrier wafer according to an embodiment of the present invention; -
FIG. 9A is a simplified schematic diagram of a GaN Schottky diode structure according to an embodiment of the present invention; -
FIG. 9B is a simplified schematic diagram of a GaN p-n diode structure according to an embodiment of the present invention; -
FIG. 10 is a simplified schematic diagram of a three-terminal GaN FET structure according to an embodiment of the present invention; -
FIG. 11 is a simplified schematic diagram of a three-terminal GaN bipolar structure according to an embodiment of the present invention; -
FIG. 12 is a simplified schematic diagram illustrating device bonding according to an embodiment of the present invention; and -
FIG. 13 is a simplified flowchart illustrating a method of fabricating an electronic device according to an embodiment of the present invention. - Embodiments of the present invention relate to electronic devices. More specifically, the present invention relates to devices fabricating using engineered substrates to provide improvements in device performance parameters. The methods and techniques can be applied to a variety of compound semiconductor systems including vertical junction field effect transistors (JFETs), electrical contact structures, diode structures, and the like.
- GaN-based electronic and optoelectronic devices are undergoing rapid development. Desirable properties associated with GaN and related alloys and heterostructures include high bandgap energy for visible and ultraviolet light emission, favorable transport properties (e.g., high electron mobility and saturation velocity), a high breakdown field, and high thermal conductivity. According to embodiments of the present invention, gallium nitride (GaN) epitaxy on GaN seed layers formed on engineered substrates is utilized to fabricate vertical GaN-based semiconductor devices not possible using conventional techniques. For example, conventional methods of growing GaN include using a foreign substrate such as silicon carbide (SiC). This can limit the thickness of a usable GaN layer grown on the foreign substrate due to differences in thermal expansion coefficients and lattice constant between the GaN layer and the foreign substrate. High defect densities at the interface between GaN and the foreign substrate further complicate attempts to create vertical devices, including power electronic devices such as JFETs and other field-effect transistors.
- Homoepitaxial GaN layers on GaN seed layers, on the other hand, are utilized in the embodiments described herein to provide superior properties to conventional techniques and devices. For instance, electron mobility, μ, is higher for a given background doping level, N. This provides low resistivity, ρ, because resistivity is inversely proportional to electron mobility, as provided by equation (1):
-
- where q is the elementary charge.
- Another superior property provided by homoepitaxial GaN layers on GaN seed layers is high critical electric field for avalanche breakdown. A high critical electric field allows a larger voltage to be supported over smaller length, L, than a material with a lower critical electric field. A smaller length for current to flow together with low resistivity give rise to a lower resistance, R, than other materials, since resistance can be determined by the equation:
-
- where A is the cross-sectional area of the channel or current path.
- In general, a tradeoff exists between the physical dimension of a device needed to support high voltage in a device's off-state and the ability to pass current through the same device with low resistance in the on-state. In many cases GaN is preferable over other materials in minimizing this tradeoff and maximizing performance. In addition, GaN layers grown on GaN seed layers on engineered substrates have low defect density compared to layers grown on mismatched substrates. The low defect density will give rise to superior thermal conductivity, less trap-related effects such as dynamic on-resistance, and better reliability.
- Among the vertical device structures contemplated is a vertical JFET. Depending on doping levels, physical dimensions, conductivity type (e.g., n-type or p-type materials), and other factors, vertical JFETs can be designed to have normally-off or normally-on functionality. A normally-off vertical JFET is particularly useful due to its ability to prevent current flow if no voltage is applied to the gate, which can serve as, among other things, a safety feature for vertical JFETs used in power applications.
- A normally-off vertical JFET can be created in various ways. For example, an n-type current path from source to drain can be gated on either side by p+ gates. With sufficiently low background doping, and high positive charge due to high hole concentration in the p+ gates, the channel can be depleted of carriers, or pinched off at zero bias. When a positive voltage is applied to the gate(s), the channel can be re-opened to turn the device on. Thus, in embodiments of the present invention, the vertical JFET is referred to as a vertical junction field effect transistor since the current flows vertically between the source and drain through the gated region.
- In addition to the ability to support high-voltage, low-resistance JFET applications, the GaN vertical JFETs described herein can differ from traditional vertical JFETs in other ways. For example, other semiconductors used to manufacture vertical JFETs, such as SiC can be utilized, altering the mode of manufacture. Furthermore, the use of GaN epitaxial layers can allow for non-uniform dopant concentrations as a function of thickness within the various layers of the vertical JFET, which can optimize the performance of the device.
-
FIG. 1 is a simplified cross-sectional diagram illustrating an engineeredsubstrate 10 according to an embodiment of the present invention. As illustrated inFIG. 1 , the engineeredsubstrate 10 includes ahandle substrate 100, abonding layer 101, and a GaN-basedseed layer 102. In one embodiment, thebonding layer 101 is an oxide layer, but, as described more fully below, this is not required by embodiments of the present invention. - The
handle substrate 100 provides mechanical rigidity to support overlying layers during handling and processing operations and can be made of a single material or combinations of materials in either a laminated structure, an alloy structure, or combinations thereof. As an example, the handle substrate can include metal materials, ceramic materials, semiconductor materials, or combinations thereof. As will be evident to one of skill in the art, the engineeredsubstrate 10 shares some common features with silicon-on-insulator substrates used in silicon-based applications. TheGaN seed layer 102 is epitaxially lifted off in some embodiments during the fabrication of the engineeredsubstrate 10. In other embodiments, the GaN seed layer is a portion of a GaN substrate that is bonded to thebonding layer 101 and then split off from the substrate using a layer transfer process. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. - The engineered
substrate 10 can be utilized, as described herein, in the fabrication of high-power GaN-based electronic devices, providing cost reductions in comparison with conventional techniques, reducing processing related to thinning and removal of GaN-based substrate materials, and the like. -
FIG. 2 is a simplified cross-sectional diagram illustrating epitaxial growth on the engineered substrate according to an embodiment of the present invention. As illustrated inFIG. 2 , a buffer layer 201 (e.g., an n+ GaN buffer layer) is formed, for example, using a metalorganic chemical vapor deposition (MOCVD) process on the GaN-basedseed layer 102. In the illustrated embodiment, the buffer layer is heavily doped n-type to form a highly conductive N+ layer since the seed layer can be highly resistive. For example,layer 201 may be doped with silicon or oxygen to a dopant concentration in the range of 1×1017 cm−3 to 1×1020 cm−3 and have a thickness in the range of 0.1 μam to 10 μm. A drift layer 301 (e.g., an n-type GaN drift layer), which forms an element of a vertical electronic device, is then formed on thebuffer layer 201. Otherfunctional layers 401 are then formed on thedrift layer 301 and are intended to represent a wide variety of functional layers as appropriate to particular applications. - In some embodiments, after fabrication, the
buffer layer 201 will serve as an n-type contact layer and thedrift layer 301 will provide device functionality appropriate, for example, for a vertical JFET. The properties ofdrift layer 301 can vary, depending on desired functionality. For example, to support high voltages,layer 301 can be a relatively low-doped material with sufficient thickness. In some embodiments, the dopant concentration oflayer 301 is substantially lower than the dopant concentration oflayer 201. For example,layer 301 can have an n− conductivity type, with dopant concentrations ranging from 1×1014 cm−3 to 1×1018 cm−3. Furthermore, the dopant concentration can be uniform, or can vary, for example, as a function of the thickness of the drift region. The thickness oflayer 301 may be in the range of 4 μm to 100 μm, depending on the target voltage rating. In some embodiments,layer 301 can comprise two or more sublayers, which can have differing physical characteristics (e.g., dopant concentrations, dopant uniformity, etc.). - Referring to
FIGS. 1 and 2 ,GaN seed layer 102 may be substantially undoped, compensation-doped (i.e. have substantially equal concentrations of n-type and p-type doping, such that the net doping concentration is small), or may have net n-type doping or net p-type doping. Additionally, although a GaN seed layer is illustrated inFIGS. 1 and 2 , embodiments of the present invention are not limited to GaN seed layers. Other III-V materials, in particular, III-nitride materials, are included within the scope of the present invention and can be substituted not only for the illustrated GaN seed layer, but also for other GaN-based layers and structures described herein. As examples, binary III-V (e.g., III-nitride) materials, ternary III-V (e.g., III-nitride) materials such as InGaN and AlGaN, quaternary III-nitride materials, such as AlInGaN, doped versions of these materials, and the like are included within the scope of the present invention. -
FIG. 3 is a simplified cross-sectional diagram illustrating formation of an electrode according to an embodiment of the present invention. Atop electrode 501 is electrically connected to one or more of the other applicablefunctional layers 401 and the actual design and integration will depend on the particular device design and functionality provided by the particular device. As an example, thetop electrode 501 can be formed from one or more layers of electrical conductors including a variety of metals to electrically couple thetop electrode 501 to an electrical circuit (not illustrated). -
FIG. 4 is a simplified cross-sectional diagram illustrating joining of a carrier wafer according to an embodiment of the present invention. Referring toFIG. 4 , asacrificial bonding layer 601 is joined to thetop electrode 501 and portions of the other applicablefunctional layers 401 and provides mechanical support for the bonding ofcarrier wafer 701 to the material structure. As described more fully below, thecarrier wafer 701 will enable subsequent processing to be used to remove the handle wafer and other suitable layers. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. - In an embodiment, the material used to form the
sacrificial bonding layer 601 can include wax, an oxide material, an organic tape, other organic or metallic materials suitable for bonding of thecarrier wafer 701, combinations thereof, or the like. Typically, thesacrificial bonding layer 601 is a fairly soft material that is easily removed and provides for resistance to chemical attack during subsequent processing. In general, thesacrificial bonding layer 601 will be selected in light of the particular materials used for the carrier wafer in order to provide a good match to the carrier wafer. Thus, thesacrificial bonding layer 601 provides both adhesion and chemical resistance. - The material used to form the
carrier wafer 701 can include rigid substrates such as sapphire, silicon carbide, silicon, and the like, or could include a more flexible material such as polyimide, plastic, or tape. Therefore, although the carrier wafer is illustrated as a wafer, embodiments of the are not limited to wafers/substrates and the present invention should be understood in a broader context. Thecarrier wafer 701 will provide sufficient rigidity to maintain the integrity of epitaxial layers during processing operations. -
FIG. 5 is a simplified cross-sectional diagram illustrating thinning of the handle wafer according to an embodiment of the present invention. Referring toFIG. 5 , the structure illustrated inFIG. 4 has been inverted, with thecarrier wafer 701 on the bottom and thehandle substrate 100 on the top. Additionally,FIG. 5 illustrates partial removal of the handle substrate using, for example, a thinning, grinding, or other removal process. Although not illustrated inFIG. 5 , thebonding layer 101 and the GaN-basedseed layer 102 are removed using a thinning or other removal process to expose theGaN buffer layer 201. Thus, the seed layer, which had provided an epitaxial growth surface for the GaN buffer layer, is removed in some embodiments once the purpose of the seed layer (e.g., providing a high quality (for instance single-crystal) epitaxial growth surface) has been accomplished. - The handle substrate can be lapped, ground, or milled during a high removal rate process and then chemically etched, physically etched, or etched using a combination of chemical and physical etching (e.g., wet etch, CAIBE, dry etching using ICP, RIE, or the like). Similar etch processes are then used to remove the
bonding layer 101 and theseed layer 102 to expose thebuffer layer 201. Combinations of chemical etching, lapping, dry etching, and the like can be utilized depending on the particular materials. Since GaN is resistant to most wet etches, selective etches can be used to remove thebonding layer 101, which can include an oxide, nitride, or other suitable material that is removed during chemical etching in a manner that is selective for the underlying GaN-basedseed layer 102. Thus, a combination of lapping and chemical etching can be used to remove thehandle substrate 100 and the bonding layer 101 (e.g., bonding oxide) in some embodiments to thereby expose theGaN seed layer 102. The GaN seed layer can then be removed using a dry etch (e.g., ICP) that is suitable for the removal of GaN-based materials, and theGaN buffer layer 201 may be thick enough to allow for process margin in the event of over-etching. Depending on the doping type and structure ofseed layer 102, a wet etch may also be used to removeseed layer 102 without substantially etchingbuffer layer 201. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. -
FIG. 6 is a simplified cross-sectional diagram illustrating removal of layers and formation of an electrode according to an embodiment of the present invention. ComparingFIG. 5 toFIG. 6 , the handle substrate, the bonding layer and theseed layer 102 have been removed as described above to expose thebuffer layer 201 and abottom electrode 801 has been deposited to provide for electrical contact to the n+GaN buffer layer 201. In some embodiments,buffer layer 201 provides access to a nitrogen face of the GaN crystal structure after removal of the seed layer. Because the nitrogen face enables formation of good ohmic contacts using low temperature metal deposition processes, the formation of thebottom electrode 801 can be a low temperature process. In some embodiments, thebottom electrode 801 can be deposited at room temperature without the need for a post-deposition anneal. Various techniques can be used for contact formation, including metal evaporation, sputtering, plating, combinations thereof, or the like. Referring toFIG. 6 , it should be noted that the use low temperature processes for the formation of thebottom electrode 801 enable the use of materials for thesacrificial bonding layer 601 that would not necessarily be available if a high temperature metallization process was used to form thebottom electrode 801. Additional description related to electrodes and metallization is provided in U.S. patent application Ser. No. 13/552,365, filed on Jul. 18, 2012, and entitled “GaN Power Device with Solderable Back Metal,” the disclosure of which is hereby incorporated by reference in its entirety for all purposes. -
FIG. 7 is a simplified cross-sectional diagram illustrating joining of a substrate according to an embodiment of the present invention. As illustrated inFIG. 7 , a device substrate 1001 (also referred to as an electrical and thermal substrate because of the properties discussed below) is joined to thebottom electrode 801 using abonding interface layer 901. The electrical andthermal substrate 1001 provides electrical conductivity to devices fabricated using the epitaxial layers as well as thermal conductivity to conduct heat away from the active devices. As examples, the electrical andthermal substrate 1001 can include a variety of materials including molybdenum, copper, tungsten, similar metals, metal alloys, combinations thereof, or the like. As described below, the electrical andthermal substrate 1001 also provides mechanical support for the epitaxial device layers after removal of thecarrier wafer 701. The electrical and thermal substrate can be joined to the illustrated structure using the bonding interface layer in conjunction with or supplemented by a soldering, sintering, or other suitable process. - As an alternative to the use of an electrical and thermal substrate, the
bottom electrode 801 could be formed (e.g., plated) to a sufficient thickness to provide for mechanical support of the epitaxial layers. For example,bottom electrode 801 may include copper, nickel, aluminum, similar metals or alloys of several metals. In one embodiment,layer 801 may comprise a copper layer of 25 μm to 100 μm thickness formed by a chemical and/or electrochemical plating process. In some embodiments, the thickness and composition oftop electrode 501 may be similar tobottom electrode 801, such that the mechanical stress caused by the mismatch in thermal coefficients of expansion (TCE) of these electrodes and GaN device layers is balanced. Thus, depending on the particular implementation, the electrical and thermal substrate may be utilized, whereas in other embodiments, alternative techniques are used to provide the desired mechanical, electrical, and thermal performance characteristics. -
FIG. 8 is a simplified cross-sectional diagram illustrating removal of the carrier wafer according to an embodiment of the present invention. As illustrated inFIG. 8 , the carrier wafer has been debonded or removed along with the sacrificial bonding layer to expose the top electrode and portions of the other applicable functional layers. In embodiments in which the sacrificial bonding layer includes wax, an organic solvent can be used to remove this layer. As mentioned above, although an electrical and thermal substrate is illustrated inFIG. 8 , this is not required by the present invention and plating of one or more layers, including extra plating ofbottom electrode 801 can be used to provide mechanical support for the device layers. In a particular embodiment, at least one of the top electrode or the bottom electrode are plated to a sufficient thickness to provide mechanical support, for example 25 μm of copper for the top electrode and 25 μm of copper for the bottom electrode. In this particular embodiment, stress balancing of thetop electrode 501 and thebottom electrode 801 can be utilized to place the epitaxial device layers in compressive stress. - Utilizing the engineered substrate during the fabrication process results in a device structure substantially free of substrate material since the GaN substrate characterizing conventional devices has been replaced with the
GaN buffer layer 201, which can be very thin in comparison to a conventional substrate. For example, a bulk GaN wafer may have a starting thickness of 300 μm to 500 μm, depending on the wafer diameter. Because the substrate is in series with the electrical current flow and the heat flow, it adds significantly to both the electrical and thermal resistance. In conventional vertical power device processing on bulk substrates, the substrate is preferably thinned to reduce its thermal and electrical resistance. However, the minimum final substrate thickness is limited by handling and mechanical stress issues. In state-of-the-art vertical power devices, the final substrate thickness may be in the range of 50 μm to 150 μm. According to the embodiments described herein, the equivalent final “substrate” thickness is the same as the thickness of N+GaN buffer layer 301, which may be in the range of 1 μm to 10 μm. Thus, the present invention provides vertical GaN power devices with much lower electrical and thermal resistance compared to vertical GaN power devices fabricated on bulk GaN substrates. -
FIG. 9A is a simplified schematic diagram of a GaN Schottky diode structure according to an embodiment of the present invention. The GaN Schottky diode structure illustrated inFIG. 9A is an example of a two-terminal GaN-based device that utilizes the epitaxial structure fabricated using the engineered substrate process described herein. Additional description related to Schottky diode structures is provided in U.S. patent application Ser. No. 13/225,345, filed on Sep. 2, 2011 and U.S. patent application Ser. No. 13/289,219, filed on Nov. 4, 2011, the disclosures of which are hereby incorporated by reference in their entirety for all purposes. As illustrated inFIG. 9A , a Schottky contact is formed as the top electrode, providing a Schottky barrier to lightly doped n-type GaN-based drift layer. - By using an engineered substrate to fabricate the device illustrated in
FIG. 9A , as well as other devices described herein, only epitaxial material is present between the bottom electrode and the Schottky contact. As discussed in relation to the other devices described herein, embodiments of the present invention utilize the engineered substrate to remove the substrate material that is typically present in conventional devices. Thus, the buffer layer and the drift layer, in the device illustrated inFIG. 9A , are both epitaxial layers that are grown using the seed layer, with the seed layer subsequently removed, resulting in only epitaxial material being present in the layers between the contacts. Because the device structure is free of substrate material, the material properties are defined by the epitaxial growth processes, which provide more control for device design and fabrication. - The removal of the substrate material enables the fabrication of device structures that are thinner than conventional devices, for example, with the thickness of the buffer layer (i.e., the distance measured from the bottom electrode to the III-nitride drift layer) being less than 5 μm, less than 4 μm, less than 3 μm, less than 2 μm, less than 1 μm, less than 0.5 μm, less than 0.1 μm, or the like, which is appropriate for a structure with only a buffer layer between the original seed layer and the drift layer. Additionally, embodiments of the present invention contrast with conventional devices since the III-nitride epitaxial layers, including the buffer and drift layer, are silicon-doped n-type layers, rather than being oxygen doped, which is the conventional dopant for n-type GaN substrates. Thus, the buffer layer utilized in the illustrated devices are characterized by an oxygen concentration less than 5×1017 cm−3 (for example, less than 2 x 1017 cm−3), which is an oxygen concentration associated with GaN substrates. Additionally, the silicon concentration of the buffer layer can be greater than 1×1018 cm−3. Thus, devices fabricated using engineered substrates provide lower electrical resistance, lower thermal resistance, and the like because of the absence of the substrate material.
-
FIG. 9B is a simplified schematic diagram of a GaN p-n diode structure according to an embodiment of the present invention. The GaN p-n junction diode structure illustrated inFIG. 9B is another example of a two-terminal GaN-based device that utilizes the epitaxial structure fabricated using the engineered substrate process described herein. Additional description related to p-n junction diode structures is provided in U.S. patent application Ser. No. 13/225,345, filed on Sep. 2, 2011 and U.S. patent application Ser. No. 13/289,219, filed on Nov. 4, 2011, the disclosures of which are hereby incorporated by reference in their entirety for all purposes. As illustrated inFIG. 9B , a p-type ohmic contact is formed as the top electrode, providing an ohmic contact to p-type GaN-based layer, which forms a p-n junction with lightly doped n-type GaN-based drift layer. - In addition to Schottky diode and p-n junction diode devices, a merged PIN, Schottky (MPS) diode structure can be fabricated using engineered substrates as described herein. Additional description related to MPS diodes is provided in U.S. patent application Ser. No. 13/300,028, filed on Nov. 18, 2011, the disclosure of which is hereby incorporated by reference in its entirety for all purposes.
-
FIG. 10 is a simplified schematic diagram of a three-terminal GaN FET structure according to an embodiment of the present invention. The three-terminal device illustrated inFIG. 10 is a vertical junction field effect transistor (JFET), which can be fabricated using techniques discussed in more detail in U.S. patent application Ser. No. 13/198,655, filed on Aug. 4, 2011, the disclosure of which is hereby incorporated by reference in its entirety for all purposes. As illustrated inFIG. 10 , the vertical JFET includes a lightly doped n-type GaN-baseddrift layer 1050 and a lightly doped GaN-basedchannel region 1051. Gate material 1060 (e.g., a p-type GaN-based layer) is biased by application of voltage tometal 1061, which forms an ohmic contact to the p-type gate material. Thesource region 1052 is biased by application of voltage to sourcemetal 1053, which forms an ohmic contact to the heavily doped n-type source region. Because the structure illustrated inFIG. 10 utilized an engineered substrate during fabrication, voltage drop associated with a GaN substrate is reduced since the bottom electrode is connected to the heavily doped n-type GaN buffer layer and thedrift layer 1050. -
FIG. 11 is a simplified schematic diagram of a three-terminal GaN bipolar structure according to an embodiment of the present invention. Referring toFIG. 11 , the functional layers include a heavily doped p-type base 1151 positioned between a lightly doped n-type drift layer 1150 connected to the bottom electrode 801 (collector) and a heavily doped emitter structure including an n-type AlxGa1−xN layer 1160, an n-type GaN layer 1161, and an ohmic metal contact 1162 (emitter) to the n-type GaN layer 1161. Current entering thebase 1151, biased using anohmic contact 1152 to the p-GaN layer is amplified to produce the collector and emitter current. Although an NPN BJT is illustrated inFIG. 11 , this is not required by the present invention and PNP designs can be utilized as well. Doping and thickness of the various layers of the BJT are selected to provide predetermined device characteristics appropriate to the particular design. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. -
FIG. 12 is a simplified schematic diagram illustrating device bonding according to an embodiment of the present invention.FIG. 12 presents an alternative design to the use of an electrical and thermal substrate as illustrated inFIG. 8 . As illustrated inFIG. 12 , theGaN buffer layer 201, theGaN drift layer 301, the other applicablefunctional layers 401, and the top electrodes (#1 and #2) are illustrated and can be compared to these layers inFIG. 3 . Multipletop electrodes FIG. 12 . The structure is then flip-chip bonded tosubstrate 1220 usingbonds 1210. Thus, flip-chip bonding can be used after the formation of the functional layers to bond the structure tosubstrate 1220. Removal of thehandle substrate 100 along with bonding layer and the seed layer is then performed prior to formation of thebottom electrode 1230. - In some embodiments using three-terminal devices,
substrate 1220 can include wire traces and/or insulated interconnects connected to bonding regions to provide separate electrical circuits for a firsttop electrode 1201 and a secondtop electrode 1202. An example is a design using direct bonded copper (DBC). The top electrodes can be formed using plating as described above. Thus, using the design illustrated inFIG. 12 , both electrical contact to the substrate as well as thermal conduction to remove device heat can be provided by the substrate. -
FIG. 13 is a simplified flowchart illustrating a method of fabricating an electronic device according to an embodiment of the present invention. The method 1300 includes providing an engineered substrate structure comprising a III-nitride seed layer (1310) and forming GaN-based functional layers coupled to the III-nitride seed layer. In an embodiment, the III-nitride seed layer includes GaN material, such as a portion of a GaN substrate removed during a layer transfer process, for example, an n-type GaN-based material. In some embodiments, the method includes epitaxially growing a III-nitride buffer layer coupled to the III-nitride seed layer and a III-nitride drift layer coupled to the III-nitride buffer layer. In these embodiments, the method can additionally include epitaxially growing the GaN-based functional layers in order to form the GaN-based functional layers. - The method also includes forming a first electrode structure electrically coupled to at least a portion of the GaN-based functional layers (1314) and joining a carrier substrate opposing the GaN-based functional layers (1316).
- Joining the carrier wafer to the GaN-based functional layers can include forming an electrode structure coupled to at least a portion of one of the GaN-based functional layers, forming a sacrificial bonding layer coupled to another portion of the one of the GaN-based functional layers and at least a portion of the electrode structure, and bonding the carrier wafer to the sacrificial bonding layer.
- The method further includes removing at least a portion of the engineered substrate structure (1318) and forming a second electrode structure electrically coupled to at least another portion of the GaN-based functional layers (1320). Additionally, the method includes removing the carrier substrate (1322). In a particular embodiment, removing the carrier substrate includes removing the sacrificial bonding layer discussed above. As described herein, the engineered substrate can include a handle wafer and a bonding layer coupled to the III-nitride seed layer. In this embodiment, removing at least a portion of the engineered substrate structure can include mechanically removing the handle wafer, chemically etching the bonding layer, and physically etching the III-nitride seed layer. Thus, embodiments provide structures that are substantially free from substrate materials, rather using epitaxially grown materials to form the device layers.
- In some embodiments, the method can also include joining a device substrate to the second electrode prior to removing the carrier substrate, whereas in other embodiments, the second electrode is plated to a thickness such that a device substrate is not utilized, with the structure of the second electrode providing sufficient mechanical support for other layers during fabrication and packaging processes.
- It should be appreciated that the specific steps illustrated in
FIG. 13 provide a particular method of fabricating an electronic device according to an embodiment of the present invention. Other sequences of steps may also be performed according to alternative embodiments. For example, alternative embodiments of the present invention may perform the steps outlined above in a different order. Moreover, the individual steps illustrated inFIG. 13 may include multiple sub-steps that may be performed in various sequences as appropriate to the individual step. Furthermore, additional steps may be added or removed depending on the particular applications. One of ordinary skill in the art would recognize many variations, modifications, and alternatives. - It is also understood that the examples and embodiments described herein are for illustrative purposes only and that various modifications or changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/617,854 US20160013045A1 (en) | 2012-08-10 | 2015-02-09 | Method and system for gallium nitride electronic devices using engineered substrates |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/572,408 US8981432B2 (en) | 2012-08-10 | 2012-08-10 | Method and system for gallium nitride electronic devices using engineered substrates |
US14/617,854 US20160013045A1 (en) | 2012-08-10 | 2015-02-09 | Method and system for gallium nitride electronic devices using engineered substrates |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/572,408 Division US8981432B2 (en) | 2012-08-10 | 2012-08-10 | Method and system for gallium nitride electronic devices using engineered substrates |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160013045A1 true US20160013045A1 (en) | 2016-01-14 |
Family
ID=50065533
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/572,408 Active 2032-11-27 US8981432B2 (en) | 2012-08-10 | 2012-08-10 | Method and system for gallium nitride electronic devices using engineered substrates |
US14/617,854 Abandoned US20160013045A1 (en) | 2012-08-10 | 2015-02-09 | Method and system for gallium nitride electronic devices using engineered substrates |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/572,408 Active 2032-11-27 US8981432B2 (en) | 2012-08-10 | 2012-08-10 | Method and system for gallium nitride electronic devices using engineered substrates |
Country Status (3)
Country | Link |
---|---|
US (2) | US8981432B2 (en) |
CN (2) | CN108538711B (en) |
WO (1) | WO2014025722A2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160307788A1 (en) * | 2015-04-17 | 2016-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-Out Interconnect Structure and Methods Forming the Same |
WO2022112378A1 (en) * | 2020-11-25 | 2022-06-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for producing a transistor with a high degree of electron mobility, and produced transistor |
WO2022248537A3 (en) * | 2021-05-27 | 2023-01-19 | Robert Bosch Gmbh | Process for producing a vertical semiconductor component |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9184305B2 (en) * | 2011-08-04 | 2015-11-10 | Avogy, Inc. | Method and system for a GAN vertical JFET utilizing a regrown gate |
US8969912B2 (en) | 2011-08-04 | 2015-03-03 | Avogy, Inc. | Method and system for a GaN vertical JFET utilizing a regrown channel |
US8981432B2 (en) | 2012-08-10 | 2015-03-17 | Avogy, Inc. | Method and system for gallium nitride electronic devices using engineered substrates |
DE102012218457A1 (en) * | 2012-10-10 | 2014-04-10 | Osram Opto Semiconductors Gmbh | OPTOELECTRONIC COMPONENT AND METHOD FOR THE PRODUCTION THEREOF |
US9978904B2 (en) * | 2012-10-16 | 2018-05-22 | Soraa, Inc. | Indium gallium nitride light emitting devices |
US20160141220A1 (en) * | 2014-11-18 | 2016-05-19 | Sumitomo Electric Industries, Ltd. | Hetero-bipolar transistor and method for producing the same |
JP6465785B2 (en) * | 2015-10-14 | 2019-02-06 | クアーズテック株式会社 | Compound semiconductor substrate |
JP6959919B2 (en) * | 2015-12-04 | 2021-11-05 | クロミス,インコーポレイテッド | Wide bandgap device integrated circuit architecture on a machined substrate |
US10395965B2 (en) * | 2016-08-23 | 2019-08-27 | QROMIS, Inc. | Electronic power devices integrated with an engineered substrate |
US10411108B2 (en) * | 2017-03-29 | 2019-09-10 | QROMIS, Inc. | Vertical gallium nitride Schottky diode |
KR101895979B1 (en) * | 2018-03-28 | 2018-09-06 | 현영길 | Led luminaire integrated with led chip substrate |
US11575020B2 (en) * | 2020-06-22 | 2023-02-07 | Teledyne Scientific & Imaging, Llc | Method of forming a bipolar transistor with a vertical collector contact |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7569461B2 (en) * | 2005-06-21 | 2009-08-04 | Samsung Electro-Mechanics Co., Ltd. | Method of fabricating nitride-based compound layer, GaN substrate and vertical structure nitride-based semiconductor light emitting device |
US8389977B2 (en) * | 2009-12-10 | 2013-03-05 | Transphorm Inc. | Reverse side engineered III-nitride devices |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3785970B2 (en) | 2001-09-03 | 2006-06-14 | 日本電気株式会社 | Method for manufacturing group III nitride semiconductor device |
JP4122880B2 (en) | 2002-07-24 | 2008-07-23 | 住友電気工業株式会社 | Vertical junction field effect transistor |
US7098487B2 (en) * | 2002-12-27 | 2006-08-29 | General Electric Company | Gallium nitride crystal and method of making same |
US7791061B2 (en) | 2004-05-18 | 2010-09-07 | Cree, Inc. | External extraction light emitting diode based upon crystallographic faceted surfaces |
JP4974454B2 (en) * | 2004-11-15 | 2012-07-11 | 株式会社豊田中央研究所 | Semiconductor device |
US7432119B2 (en) * | 2005-01-11 | 2008-10-07 | Semileds Corporation | Light emitting diode with conducting metal substrate |
US20070029573A1 (en) * | 2005-08-08 | 2007-02-08 | Lin Cheng | Vertical-channel junction field-effect transistors having buried gates and methods of making |
US7834367B2 (en) | 2007-01-19 | 2010-11-16 | Cree, Inc. | Low voltage diode with reduced parasitic resistance and method for fabricating |
CA2743575C (en) | 2008-11-12 | 2017-01-31 | Ecole Polytechnique Federale De Lausanne | Microfabricated neurostimulation device |
KR20120032531A (en) | 2009-06-19 | 2012-04-05 | 에스에스 에스시 아이피, 엘엘시 | Methods of making vertical junction field effect transistors and bipolar junction transistors without ion implantation and devices made therewith |
JP6028280B2 (en) | 2009-11-18 | 2016-11-16 | ソイテックSoitec | Method for manufacturing a semiconductor structure or semiconductor device |
EP2330697A1 (en) | 2009-12-07 | 2011-06-08 | S.O.I.Tec Silicon on Insulator Technologies | Semiconductor device having an InGaN layer |
CN102082214B (en) * | 2010-11-29 | 2012-09-26 | 华南师范大学 | Method for preparing GaN-based light emitting diode (LED) semiconductor chip |
US8981432B2 (en) | 2012-08-10 | 2015-03-17 | Avogy, Inc. | Method and system for gallium nitride electronic devices using engineered substrates |
-
2012
- 2012-08-10 US US13/572,408 patent/US8981432B2/en active Active
-
2013
- 2013-08-06 CN CN201810456225.6A patent/CN108538711B/en active Active
- 2013-08-06 WO PCT/US2013/053702 patent/WO2014025722A2/en active Application Filing
- 2013-08-06 CN CN201380042559.4A patent/CN104541373B/en active Active
-
2015
- 2015-02-09 US US14/617,854 patent/US20160013045A1/en not_active Abandoned
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7569461B2 (en) * | 2005-06-21 | 2009-08-04 | Samsung Electro-Mechanics Co., Ltd. | Method of fabricating nitride-based compound layer, GaN substrate and vertical structure nitride-based semiconductor light emitting device |
US8389977B2 (en) * | 2009-12-10 | 2013-03-05 | Transphorm Inc. | Reverse side engineered III-nitride devices |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160307788A1 (en) * | 2015-04-17 | 2016-10-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-Out Interconnect Structure and Methods Forming the Same |
US9659805B2 (en) * | 2015-04-17 | 2017-05-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and methods forming the same |
US10586724B2 (en) | 2015-04-17 | 2020-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and methods forming the same |
US11355378B2 (en) | 2015-04-17 | 2022-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and methods forming the same |
US12033883B2 (en) | 2015-04-17 | 2024-07-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and methods forming the same |
WO2022112378A1 (en) * | 2020-11-25 | 2022-06-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Method for producing a transistor with a high degree of electron mobility, and produced transistor |
WO2022248537A3 (en) * | 2021-05-27 | 2023-01-19 | Robert Bosch Gmbh | Process for producing a vertical semiconductor component |
Also Published As
Publication number | Publication date |
---|---|
CN104541373A (en) | 2015-04-22 |
CN104541373B (en) | 2018-06-08 |
WO2014025722A2 (en) | 2014-02-13 |
CN108538711A (en) | 2018-09-14 |
US8981432B2 (en) | 2015-03-17 |
US20140042447A1 (en) | 2014-02-13 |
WO2014025722A3 (en) | 2014-04-03 |
CN108538711B (en) | 2023-06-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8981432B2 (en) | Method and system for gallium nitride electronic devices using engineered substrates | |
US10573762B2 (en) | Vertical gallium nitride Schottky diode | |
US8927402B2 (en) | Method for forming termination structure for gallium nitride Schottky diode | |
US9184305B2 (en) | Method and system for a GAN vertical JFET utilizing a regrown gate | |
US20130240951A1 (en) | Gallium nitride superjunction devices | |
US9502544B2 (en) | Method and system for planar regrowth in GaN electronic devices | |
US8823140B2 (en) | GaN vertical bipolar transistor | |
US9159799B2 (en) | Method of fabricating a merged P-N junction and schottky diode with regrown gallium nitride layer | |
US9029210B2 (en) | GaN vertical superjunction device structures and fabrication methods | |
US9391179B2 (en) | Vertical GaN JFET with low gate-drain capacitance and high gate-source capacitance | |
US10068780B2 (en) | Lead frame connected with heterojunction semiconductor body | |
JP2009060065A (en) | Nitride semiconductor device | |
US20140145201A1 (en) | Method and system for gallium nitride vertical jfet with separated gate and source | |
CN112242441A (en) | High electron mobility transistor | |
US9450111B2 (en) | Schottky barrier diode | |
KR102029816B1 (en) | hetero junction field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVOGY, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NIE, HUI;DISNEY, DONALD R.;KIZILYALLI, ISIK C.;REEL/FRAME:036188/0653 Effective date: 20120810 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: NEXGEN POWER SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AVOGY, INC.;REEL/FRAME:045229/0547 Effective date: 20170228 |
|
AS | Assignment |
Owner name: NEXGEN POWER SYSTEMS, INC., CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR FROM AVOGY, INC. TO AVOGY (ABC), LLC PREVIOUSLY RECORDED ON REEL 045229 FRAME 0547. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:AVOGY (ABC), LLC;REEL/FRAME:047827/0774 Effective date: 20170228 |
|
AS | Assignment |
Owner name: AVOGY (ABC), LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AVOGY, INC.;REEL/FRAME:047951/0967 Effective date: 20161205 |