US20150279963A1 - Methods of forming a finfet semiconductor device so as to reduce punch-through leakage currents and the resulting device - Google Patents
Methods of forming a finfet semiconductor device so as to reduce punch-through leakage currents and the resulting device Download PDFInfo
- Publication number
- US20150279963A1 US20150279963A1 US14/226,488 US201414226488A US2015279963A1 US 20150279963 A1 US20150279963 A1 US 20150279963A1 US 201414226488 A US201414226488 A US 201414226488A US 2015279963 A1 US2015279963 A1 US 2015279963A1
- Authority
- US
- United States
- Prior art keywords
- fin
- type
- counter
- forming
- gate structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 120
- 239000004065 semiconductor Substances 0.000 title claims description 41
- 239000000463 material Substances 0.000 claims abstract description 119
- 239000002019 doping agent Substances 0.000 claims abstract description 53
- 125000006850 spacer group Chemical group 0.000 claims abstract description 23
- 238000011112 process operation Methods 0.000 claims abstract description 15
- 230000008569 process Effects 0.000 claims description 62
- 239000011810 insulating material Substances 0.000 claims description 30
- 239000000758 substrate Substances 0.000 claims description 27
- 229910052751 metal Inorganic materials 0.000 claims description 22
- 239000002184 metal Substances 0.000 claims description 22
- 238000005530 etching Methods 0.000 claims description 21
- 238000009413 insulation Methods 0.000 claims description 21
- 230000015572 biosynthetic process Effects 0.000 claims description 12
- 238000010438 heat treatment Methods 0.000 claims description 6
- 238000005137 deposition process Methods 0.000 claims description 5
- 150000002500 ions Chemical class 0.000 claims description 4
- 238000002955 isolation Methods 0.000 claims description 4
- 239000010410 layer Substances 0.000 description 115
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 18
- 238000004519 manufacturing process Methods 0.000 description 15
- 229910052581 Si3N4 Inorganic materials 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 9
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 6
- 229920005591 polysilicon Polymers 0.000 description 6
- 238000012545 processing Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 230000002829 reductive effect Effects 0.000 description 5
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 4
- 238000000151 deposition Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 4
- 229910052782 aluminium Inorganic materials 0.000 description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 3
- 238000000231 atomic layer deposition Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 229910052732 germanium Inorganic materials 0.000 description 3
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 3
- 229910000449 hafnium oxide Inorganic materials 0.000 description 3
- -1 hafnium silicates Chemical class 0.000 description 3
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 3
- 125000001475 halogen functional group Chemical group 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 229910052715 tantalum Inorganic materials 0.000 description 3
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 230000004323 axial length Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- NFFIWVVINABMKP-UHFFFAOYSA-N methylidynetantalum Chemical compound [Ta]#C NFFIWVVINABMKP-UHFFFAOYSA-N 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 239000002210 silicon-based material Substances 0.000 description 2
- 229910003468 tantalcarbide Inorganic materials 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 229910001928 zirconium oxide Inorganic materials 0.000 description 2
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 1
- 229910010041 TiAlC Inorganic materials 0.000 description 1
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 229910052735 hafnium Inorganic materials 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 239000001307 helium Substances 0.000 description 1
- 229910052734 helium Inorganic materials 0.000 description 1
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HWEYZGSCHQNNEH-UHFFFAOYSA-N silicon tantalum Chemical compound [Si].[Ta] HWEYZGSCHQNNEH-UHFFFAOYSA-N 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66537—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a self aligned punch through stopper or threshold implant under the gate region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/223—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
- H01L21/2236—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase from or into a plasma phase
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/107—Substrate region of field-effect devices
- H01L29/1075—Substrate region of field-effect devices of field-effect transistors
- H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
- H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66803—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with a step of doping the vertical sidewall, e.g. using tilted or multi-angled implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/66818—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the channel being thinned after patterning, e.g. sacrificial oxidation on fin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
Definitions
- the present disclosure generally relates to the fabrication of integrated circuits, and, more particularly, to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device.
- FETs field effect transistors
- MOS metal-oxide-semiconductor
- FETs field effect transistors
- MOS metal-oxide-semiconductor
- FETs field effect transistors
- a field effect transistor typically comprises doped source/drain regions that are formed in a semiconductor substrate that are separated by a channel region.
- a gate insulation layer is positioned above the channel region and a conductive gate electrode is positioned above the gate insulation layer.
- the gate insulation layer and the gate electrode may sometimes be referred to as the gate structure for the device.
- the gate structure is formed above a substantially planar upper surface of the substrate.
- one or more epitaxial growth processes are performed to form epi semiconductor material in recesses formed in the source/drain regions of the planar FET device.
- the epi material may be formed in the source/drain regions without forming any recesses in the substrate for a planar FET device.
- the gate structures for such planar FET devices may be manufactured using so-called “gate-first” or “replacement gate” (gate-last) manufacturing techniques.
- the channel length of FETs has been significantly decreased, which has resulted in improving the switching speed of FETs.
- decreasing the channel length of a FET also decreases the distance between the source region and the drain region. In some cases, this decrease in the separation between the source and the drain makes it difficult to efficiently inhibit the electrical potential of the source region and the channel from being adversely affected by the electrical potential of the drain. This is sometimes referred to as a so-called short channel effect, wherein the characteristic of the FET as an active switch is degraded.
- FIG. 1A is a perspective view of an illustrative prior art FinFET semiconductor device “A” that is formed above a semiconductor substrate B that will be referenced so as to explain, at a very high level, some basic features of a FinFET device.
- the FinFET device A includes three illustrative fins C, a gate structure D, sidewall spacers E and a gate cap F.
- the gate structure D is typically comprised of a layer of insulating material (not separately shown), e.g., a layer of high-k insulating material or silicon dioxide, and one or more conductive material layers (e.g., metal and/or polysilicon) that serve as the gate electrode for the device A.
- the fins C have a three-dimensional configuration: a height H, a width W and an axial length L.
- the axial length L corresponds to the direction of current travel in the device A when it is operational.
- the portions of the fins C covered by the gate structure D is the channel region of the FinFET device A.
- the portions of the fins C that are positioned outside of the spacers E, i.e., in the source/drain regions of the device A, may be increased in size or even merged together (a situation not shown in FIG. 1A ) by performing one or more epitaxial growth processes.
- the process of increasing the size of or merging the fins C in the source/drain regions of the device A is performed to reduce the resistance of source/drain regions and/or make it easier to establish electrical contact to the source/drain regions. Even if an epi “merger” process is not performed, an epi growth process will typically be performed on the fins C to increase their physical size.
- the gate structure D may enclose both sides and the upper surface of all or a portion of the fins C to form a tri-gate structure so as to use a channel having a three-dimensional structure instead of a planar structure.
- an insulating cap layer (not shown), e.g., silicon nitride, is positioned at the top of the fins C and the FinFET device only has a dual-gate structure (sidewalls only).
- the gate structures D for such FinFET devices may be manufactured using so-called “gate-first” or “replacement gate” (gate-last) manufacturing techniques.
- a channel is formed perpendicular to a surface of the semiconducting substrate so as to reduce the physical size of the semiconductor device. Also, in a FinFET, the junction capacitance at the drain region of the device is greatly reduced, which tends to significantly reduce short channel effects.
- the surfaces (and the inner portion near the surface) of the fins C i.e., the vertically oriented sidewalls and the top upper surface of the fin, form a surface inversion layer or a volume inversion layer that contributes to current conduction.
- the “channel-width” is estimated to be about two times (2 ⁇ ) the vertical fin-height plus the width of the top surface of the fin, i.e., the fin width (for a tri-gate device).
- Multiple fins can be formed in the same foot-print as that of a planar transistor device. Accordingly, for a given plot space (or foot-print), FinFETs tend to be able to generate significantly higher drive current density than planar transistor devices.
- the leakage current of FinFET devices after the device is turned “OFF” is significantly reduced as compared to the leakage current of planar FETs, due to the superior gate electrostatic control of the “fin” channel on FinFET devices.
- the 3D structure of a FinFET device is a superior MOSFET structure as compared to that of a planar FET, especially in the 20 nm CMOS technology node and beyond.
- the gate structures of most transistor elements were comprised of a plurality of silicon-based materials, such as a silicon dioxide and/or silicon oxynitride gate insulation layer, in combination with a polysilicon gate electrode.
- silicon-based materials such as a silicon dioxide and/or silicon oxynitride gate insulation layer
- many newer generation devices employ gate structures that contain alternative materials in an effort to avoid the short channel effects which may be associated with the use of traditional silicon-based materials in reduced channel length transistors.
- gate structures that include a so-called high-k dielectric gate insulation layer and one or more metal layers that function as the gate electrode (HK/MG) have been implemented.
- HK/MG gate electrode
- Such alternative gate structures have been shown to provide significantly enhanced operational characteristics over the heretofore more traditional silicon dioxide/polysilicon gate structure configurations.
- a high-k gate insulation layer may include tantalum oxide (Ta 2 O 5 ), hafnium oxide (HfO 2 ), zirconium oxide (ZrO 2 ), titanium oxide (TiO 2 ), aluminum oxide (Al 2 O 3 ), hafnium silicates (HfSiO x ) and the like.
- one or more non-polysilicon metal gate electrode materials may be used in HK/MG configurations so as to control the work function of the transistor.
- These metal gate electrode materials may include, for example, one or more layers of titanium (Ti), titanium nitride (TiN), titanium-aluminum (TiAl), titanium-aluminum-carbon (TiALC), aluminum (Al), aluminum nitride (AlN), tantalum (Ta), tantalum nitride (TaN), tantalum carbide (TaC), tantalum carbonitride (TaCN), tantalum silicon nitride (TaSiN), tantalum silicide (TaSi) and the like.
- FIGS. 1B-1F simplistically depict one illustrative prior art method for forming an HK/MG replacement gate structure using a replacement gate technique on a planar transistor device. As shown in FIG. 1B , the process includes the formation of a basic transistor structure above a semiconductor substrate 12 in an active area defined by a shallow trench isolation structure 13 . At the point of fabrication depicted in FIG.
- the device 10 includes a sacrificial gate insulation layer 14 , a dummy or sacrificial gate electrode 15 , sidewall spacers 16 , a layer of insulating material 17 and source/drain regions 18 formed in the substrate 12 .
- the various components and structures of the device 10 may be formed using a variety of different materials and by performing a variety of known techniques.
- the sacrificial gate insulation layer 14 may be comprised of silicon dioxide
- the sacrificial gate electrode 15 may be comprised of polysilicon
- the sidewall spacers 16 may be comprised of silicon nitride
- the layer of insulating material 17 may be comprised of silicon dioxide.
- the source/drain regions 18 may be comprised of implanted dopant materials (N-type dopants for NMOS devices and P-type dopants for PMOS devices) that are implanted into the substrate 12 using known masking and ion implantation techniques.
- implanted dopant materials N-type dopants for NMOS devices and P-type dopants for PMOS devices
- halo implant regions are not depicted in the drawings, as well as various layers or regions of silicon/germanium that are typically found in high performance PMOS transistors.
- CMP chemical mechanical polishing
- one or more etching processes are performed to remove the sacrificial gate electrode 15 and the sacrificial gate insulation layer 14 to thereby define a gate cavity 20 where a replacement gate structure will subsequently be formed.
- the sacrificial gate insulation layer 14 is removed as part of the replacement gate technique, as depicted herein.
- the sacrificial gate insulation layer 14 may not be removed in all applications. Even in cases where the sacrificial gate insulation layer 14 is intentionally removed, there will typically be a very thin native oxide layer (not shown) that forms on the substrate 12 within the gate cavity 20 .
- the replacement gate structure 30 for an NMOS device may be comprised of a high-k gate insulation layer 30 A, such as hafnium oxide, having a thickness of approximately 2 nm, a first metal layer 30 B (e.g., a layer of titanium nitride with a thickness of about 1-2 nm), a second metal layer 30 C—a so-called work function adjusting metal layer for the NMOS device—(e.g., a layer of titanium-aluminum or titanium-aluminum-carbon with a thickness of about 5 nm), a third metal layer 30 D (e.g., a layer of titanium nitride with a thickness of about 1-2 nm) and a bulk metal layer 30 E, such as aluminum or tungsten.
- a high-k gate insulation layer 30 A such as hafnium oxide
- one or more CMP processes are performed to remove excess portions of the gate insulation layer 30 A, the first metal layer 30 B, the second metal layer 30 C, the third metal layer 30 D and the bulk metal layer 30 E positioned outside of the gate cavity 20 to thereby define the replacement gate structure 30 for an illustrative NMOS device.
- the replacement metal gate structure 30 for a PMOS device does not include as many metal layers as does an NMOS device.
- the gate structure 30 for a PMOS device may only include the high-k gate insulation layer 30 A, a single layer of titanium nitride—the work function adjusting metal for the PMOS device—having a thickness of about 3-4 nm, and the bulk metal layer 30 E.
- FIG. 1F depicts the device 10 after several process operations were performed.
- one or more recess etching processes were performed to remove upper portions of the various materials within the cavity 20 so as to form a recess within the gate cavity 20 .
- a gate cap layer 31 was formed in the recess above the recessed gate materials.
- the gate cap layer 31 is typically comprised of silicon nitride and it may be formed by depositing a layer of gate cap material so as to over-fill the recess formed in the gate cavity and thereafter performing a CMP process to remove excess portions of the gate cap material layer positioned above the surface of the layer of insulating material 17 .
- the gate cap layer 31 is formed so as to protect the underlying gate materials during subsequent processing operations.
- One problem that is encountered in forming FinFET devices relates to preventing leakage currents underneath the fin structures. This is sometimes referred to as so-called “punch-through” leakage currents.
- Punch-through leakage currents One prior art effort to eliminate or reduce such undesirable punch-through leakage currents involved forming counter-doped regions that were positioned at approximately the intersection between the fin and the remaining portion of the substrate.
- obtaining an accurate doping profile that is properly positioned underneath the active fin is very difficult to accomplish, especially given that the additional thermal heating processes that are involved in subsequent process steps will further drive dopant diffusion and make it harder to control the location of the anti-punch-through doping.
- dopant diffuses into the fins during subsequent annealing processes it would cause threshold voltage fluctuation because of the random amount of the dopant diffused into the fins of different devices, which would severely compromise the circuit performance. If a punch-through implant region is formed before the dummy gate structure is formed, there is a good chance that dopant materials will be lost and/or migrate or diffuse to undesirable locations. Trying to form halo implant regions (counter-doped) regions by performing an angled ion implantation process is very difficult given the height of the dummy gate structure and the very small spacing between fins.
- fabrication of FinFET devices may involve formation of stressed layers of insulation material in an effort to induce a desired stress on the channel region of the FinFET device, e.g., a tensile stress for N-type FinFET devices and a compressive stress for P-type FinFET devices.
- a desired stress on the channel region of the FinFET device e.g., a tensile stress for N-type FinFET devices and a compressive stress for P-type FinFET devices.
- Such stressed channel regions are formed in an effort to improve the electrical performance characteristics of the N-type and P-type FinFET devices.
- an effort at reducing the undesirable punch-through leakage currents must not unduly detract from the benefits achieved by virtue of the formation of the stressed materials that induce the desired stress in the channel region of the FinFET devices.
- the present disclosure is directed to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- the present disclosure is directed to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device.
- One method disclosed includes, among other things, forming a fin in a semiconductor substrate, covering a top surface and a portion of the sidewalls of the fin with etch stop material, after forming the etch stop material, forming a sacrificial gate structure above and around the fin, forming a sidewall spacer adjacent the sacrificial gate structure, performing at least one process operation to remove the sacrificial gate structure and thereby define a replacement gate cavity, wherein the etch stop material remains positioned on the fin while the sacrificial gate structure is removed, with the etch stop material positioned on the fin, performing at least one process operation through the replacement gate cavity to form a counter-doped region in a portion of the fin below an upper surface of the fin and below the channel region of the device, wherein the counter-doped region is doped with a second type of dopant material
- Another illustrative method disclosed herein includes, among other things, forming a plurality of trenches in a semiconductor substrate to thereby define a fin, forming a recessed layer of insulating material in the trenches, the recessed layer of insulating material having an upper surface that exposes an upper portion of the fin, covering a top surface and a portion of the sidewalls of the exposed upper portion of the fin with etch stop material, after forming the etch stop material, forming a sacrificial gate structure above the recessed layer of insulating material and around the upper portion of the fin, forming a sidewall spacer adjacent the sacrificial gate structure, after forming the sidewall spacer, performing at least one process operation to remove the sacrificial gate structure and thereby define a replacement gate cavity, wherein the etch stop material remains positioned on the upper portion of the fin while the sacrificial gate structure is removed and wherein the formation of the replacement gate cavity exposes a portion of the recessed layer of insulating material,
- One illustrative device disclosed herein includes, among other things, a fin formed in a semiconductor substrate, a gate structure positioned above the substrate, sidewall spacers positioned adjacent the gate structure and a counter-doped region positioned in the fin below an upper surface of the fin and below the channel region of the device, wherein the counter-doped region is doped with a second type of dopant material that is of an opposite type relative to the first type of dopant material and wherein the counter-doped region extends under the entire channel length of the device in the gate-length direction of the device.
- FIG. 1A is a perspective view of one illustrative embodiment of a prior art FinFET device
- FIGS. 1B-1F depict one illustrative prior art method of forming a gate structure of the transistors using a so-called “replacement gate” technique
- FIGS. 2A-2N depict various illustrative methods disclosed herein of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device.
- the present disclosure generally relates to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device.
- the present method is applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc., and the methods disclosed herein may be employed to form N-type or P-type semiconductor devices.
- the methods and devices disclosed herein may be employed in manufacturing products using a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and they may be employed in manufacturing a variety of different devices, e.g., memory devices, logic devices, ASICs, etc.
- the inventions disclosed herein may be employed in forming integrated circuit products using a variety of so-called 3D devices, such as FinFETs.
- 3D devices such as FinFETs.
- the inventions will be disclosed in the context of forming the gate structures using a replacement gate (“gate-last”) processing technique.
- gate-last replacement gate
- the illustrative device 100 will be formed in and above the semiconductor substrate 102 , having a bulk configuration.
- the device 100 may be either an NMOS or a PMOS transistor. Additionally, various doped regions, e.g., source/drain regions, halo implant regions, well regions and the like, are not depicted in the attached drawings.
- the substrate 102 may be made of silicon or it may be made of materials other than silicon.
- the device 100 may be formed on a so-called silicon-on-insulator (SOI) substrate, as described more fully below.
- SOI silicon-on-insulator
- the terms “substrate” or “semiconductor substrate” should be understood to cover all semiconducting materials and all forms of such materials.
- FIG. 2A contains a simplistic plan view of the device 100 (in the upper right corner) that depicts the location where various cross-sectional views depicted in the following drawings will be taken. More specifically, the view “X-X” is a cross-sectional view that is taken through the gate structure of the device in the gate-width direction, and the view “Y-Y” is a cross-sectional view that is taken through the long axis of the fins of the device (i.e., in the current transport or gate-length direction of the device).
- the illustrative FinFET device 100 disclosed herein will be depicted as being comprised of three illustrative fins 108 .
- the methods and devices disclosed herein may be employed when manufacturing FinFET devices having any number of fins.
- the various layers of material depicted in the following drawings may be formed by any of a variety of different known techniques, e.g., a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a thermal growth process, spin-coating techniques, etc.
- CVD chemical vapor deposition
- ALD atomic layer deposition
- thermal growth process spin-coating techniques, etc.
- spin-coating techniques etc.
- the word “adjacent” is to be given a broad interpretation and should be interpreted to cover situations where one feature actually contacts another feature or is in close proximity to that other feature.
- FIG. 2A depicts the device 100 at a point in fabrication wherein several process operations have been performed.
- an etch stop layer 104 was deposited above the substrate 102 .
- a hard mask layer 106 was deposited above the etch stop layer 104 .
- the hard mask layer 106 may be a layer of silicon nitride.
- the etch stop layer 104 may be comprised of a high-k material (k value of 10 or greater) such as hafnium oxide.
- the thickness of the etch stop layer 104 and the hard mask layer 106 may vary depending upon the particular application.
- FIG. 2B depicts the device 100 after several additional process operations were performed.
- the hard mask layer 106 and the etch stop layer 104 were patterned using traditional photolithography and etching processes.
- FIG. 2B depicts the device after the patterned photoresist etch mask was removed.
- one or more etching processes e.g., anisotropic etching processes, were performed through the patterned layers 106 / 104 to define a plurality of fin-formation trenches 102 X in the substrate 102 .
- the formation of the fin-formation trenches 102 X results in the formation of a plurality of initial fin structures 108 .
- the width and height of the fin structures 108 as well as the depth of the fin-formation trenches 102 X may vary depending upon the particular application. Additionally, the overall size, shape and configuration of the fin-formation trenches 102 X and fins 108 may vary depending on the particular application. In the illustrative examples depicted in most of the attached drawings, the fin-formation trenches 102 X and fins 108 are all depicted as having a uniform size and shape. However, such uniformity in the size and shape of the fin-formation trenches 102 X and the fins 108 is not required to practice at least some aspects of the inventions disclosed herein.
- the fin-formation trenches 102 X are depicted as having been formed by performing an anisotropic etching process that results in the fin-formation trenches 102 X having a schematically depicted, generally rectangular configuration.
- the sidewalls of the fin-formation trenches 102 X may be somewhat inwardly tapered, although that configuration is not depicted in the attached drawings.
- the fin-formation trenches 102 X may have a reentrant profile (not shown) near the bottom of the fin-formation trenches 102 X.
- the fin-formation trenches 102 X may tend to have a more rounded configuration or non-linear configuration as compared to the generally rectangular configuration of the fin-formation trenches 102 X that are formed by performing an anisotropic etching process.
- the size and configuration of the fin-formation trenches 102 X, and the manner in which they are made, as well as the general configuration of the fins 108 should not be considered a limita-tion of the present invention.
- only the substantially rectangular fin-formation trenches 102 X and fins 108 will be depicted in the subsequent drawings.
- FIG. 2C depicts the device 100 after the hard mask layer 106 was removed from the device selectively relative to the etch stop layer 104 .
- FIG. 2D depicts the device after a layer of insulating material 112 was blanket-deposited on the device 100 , a chemical mechanical polishing (CMP) process was performed on the layer of insulating material using the layer 104 as a polish-stop layer and after a recessing etch-back etching process was performed to recess the layer of insulating material 112 relative to the surrounding materials. This recessing process exposes a portion of the fins 108 .
- the layer of insulating material 112 may be a layer of silicon dioxide, an oxygen-rich silicon dioxide, etc., and it may be formed by performing a chemical vapor deposition (CVD) process
- FIG. 2E depicts the device 100 after another etch stop layer 114 was deposited by performing a conformal deposition process, such as an ALD process.
- the etch stop layer 114 may be made of the same materials as that of the etch stop layer 104 , although such a situation may not be required in all applications. In some cases, the etch stop layer 114 may be made of a material such as silicon nitride, silicon oxynitride, aluminum oxide (Al 2 O 3 ), etc.
- the etch stop layer 114 may be relatively thin, e.g., 2-3 nm.
- FIG. 2F depicts the device 100 after a timed, anisotropic etching process was performed to remove the horizontally positioned portions of the etch stop layer 114 .
- the etching process results in the formation of protective sidewall spacers 1145 on the sidewalls of the fins 108 .
- FIG. 2G depicts the device 100 after several process operations were performed.
- an illustrative sacrificial gate structure 116 , gate cap layer 118 and sidewall spacers 120 were formed on the device 100 .
- the sacrificial gate structure 116 includes a dummy or sacrificial gate electrode comprised of, for example, polysilicon or amorphous silicon.
- the gate cap layer 118 and the sidewall spacers 120 may be comprised of a material such as silicon nitride.
- the gate structure 116 and the gate cap layer 118 may be formed by depositing the appropriate layer of material on the device and thereafter patterning those materials using traditional photolithography and etching techniques.
- the etch stop layer 104 may be used as an etch stop during the gate patterning techniques. After gate patterning is done, exposed portions of the etch stop layer 104 may be removed. Then the sidewall spacers 120 may be formed adjacent the gate structure 116 .
- the spacers 120 may be formed by depositing a layer of spacer material and thereafter performing an anisotropic etching process.
- an epi semiconductor material 122 may be formed with either a tensile or compressive stress depending upon the type of device (N or P) under construction. In that illustrative situation, the epi semiconductor material 122 imparts a desired stress on the materials in the channel region 123 of the device 100 .
- the epi semiconductor material 122 may be made by performing a traditional epitaxial deposition process.
- the epi semiconductor material 122 may be made of silicon/germanium (S x Ge 1-x ), where the concentration of the germanium may also vary depending upon the particular application.
- the epi semiconductor material 122 may have a faceted shape of the epi semiconductor material 122 (when viewed in a cross-section taken through the fin in the gate width direction of the device) due to the crystallographic structure of the substrate 102 , as well as the orientation of the long axis of the fins 108 on the substrate 102 .
- the epi semiconductor material 122 need not be formed in the source/drain regions of the device in all applications.
- the next operation involves the formation of a layer of insulating material 124 that was blanket-deposited on the device 100 .
- the layer of insulating material 124 may be a layer of silicon dioxide, an oxygen-rich silicon dioxide, etc., and it may be formed by performing a chemical vapor deposition (CVD) process. Thereafter, a chemical mechanical polishing (CMP) process was performed using the gate cap layer 118 as a polish stop layer.
- CVD chemical vapor deposition
- CMP chemical mechanical polishing
- FIG. 2H depicts the device 100 after a CMP process was performed to remove the gate cap layer 118 and thereby expose the sacrificial gate structure 116 for removal.
- FIG. 2I depicts the device 100 after one or more etching processes were performed to remove the sacrificial gate structure 116 and thereby define a replacement gate cavity 126 where a replacement gate structure will eventually be formed for the device 100 .
- the etch stop layer 104 within the gate cavity 126 may serve as an etch stop layer.
- FIG. 2J depicts the device 100 after a timed, anisotropic, recessing etch-back process was performed on the layer of insulating material 112 to define recesses 112 X in the layer of insulating material 112 .
- the depth of the recesses 112 X may vary depending upon the particular application, e.g., 10-25 nm.
- FIG. 2K depicts the device 100 after an isotropic etching process was performed to remove any residual portions of the layer of insulating material 112 that are positioned on the sidewalls 108 S of the fins 108 . This etching process exposes portions of the sidewalls 108 S of the initial fin structures 108 for further processing.
- FIG. 2L depicts the device 100 after counter-doped regions 108 D were formed in the portions of the fins 108 that are positioned under the gate cavity 126 , i.e., under the channel region 123 of the device 100 .
- the doped region 108 D will be doped with a P-type dopant material.
- the doped region 108 D will be doped with an N-type dopant material.
- a plasma doping process is performed to form the doped regions 108 D in the exposed sidewall portions of the fins 108 within the cavity 126 .
- the plasma doping process may be performed as described in a prior art paper entitled “Conformal Doping of FinFETs and Precise Controllable Shallow Doping for Planar FET Manufacturing by a Novel B 2 /H 6 /Helium Self-Regulatory Plasma Doping Process,” by Sasaki et. al., which is hereby incorporated by reference in its entirety.
- the doped regions 108 D may have a dopant concentration of at least about 1 e 18 ions/cm 3 . After the doped regions 108 D are formed, and after the subsequent formation of a high-k gate insulation layer (see FIG.
- a heat treatment process may be performed to activate the dopant materials and to repair any damage to the lattice structure of the fins 108 and to improve the reliability of the high-k gate insulation layer.
- a heat treatment process may be a rapid thermal anneal process performed at a temperature that falls within the range of about 900-1000° C. for a duration of about 5-30 seconds. Note that, during this heat treatment process, the dopant materials will tend to migrate, although such dopant migration is not depicted in the attached drawings.
- the doped regions 108 D serve to reduce leakage currents and act as an efficient channel stop region.
- the amount of dopant diffusion will be less than that associated with prior art techniques since thermal processing steps have been reduced.
- FIG. 2M depicts the device 100 after one or more etching processes were performed through the cavity 126 to remove any residual portions of the etch stop layers 104 , 114 so as to thereby clear the exposed final fin structure 108 of any unwanted materials.
- FIG. 2N depicts the device 100 after several process operations were performed. First, several known processing operations were performed to form a schematically depicted replacement gate structure 140 in the gate cavity 126 .
- the replacement gate structure 140 depicted herein is intended to be representative in nature of any type of gate structure that may be employed in manufacturing integrated circuit products using so-called gate-last (replacement gate) manufacturing techniques.
- the replacement gate structure 140 typically comprises a high-k (k value greater than 10) gate insulation layer (not individually shown), such as hafnium oxide, one or more metal layers (not individually shown) (e.g., layers of titanium nitride or TiAlC depending upon the type of transistor device being manufactured), and a bulk conductive material layer (not individually shown), such as tungsten or aluminum.
- one or more CMP processes are performed to remove excess portions of the gate materials positioned outside of the gate cavity 126 and above the layer of insulating material 124 , as described in the background section of this application.
- one or more etching processes were performed to remove upper portions of the various materials within the cavity 126 so as to form the replacement gate structure 140 and to form a recess above the replacement gate structure 140 .
- a gate cap 142 was formed in the recess above the recessed gate materials.
- the gate cap 142 is typically comprised of silicon nitride and it may be formed by depositing a layer of gate cap material so as to over-fill the recess formed in the gate cavity 126 above the replacement gate structure 140 and thereafter performing a CMP process to remove excess portions of the gate cap material layer positioned above the surface of the layer of insulating material 124 .
- the gate cap 142 is formed so as to protect the underlying gate materials during subsequent processing operations.
- traditional manufacturing operations may be performed to complete the fabrication of the illustrative FinFET device 100 , e.g., contact formation, formation of metallization layers, etc.
Abstract
Description
- 1. Field of the Invention
- The present disclosure generally relates to the fabrication of integrated circuits, and, more particularly, to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device.
- 2. Description of the Related Art
- In modern integrated circuits, such as microprocessors, storage devices and the like, a very large number of circuit elements, especially transistors, are provided and operated on a restricted chip area. In integrated circuits fabricated using metal-oxide-semiconductor (MOS) technology, field effect transistors (FETs) (both NMOS and PMOS transistors) are provided that are typically operated in a switching mode. That is, these transistor devices exhibit a highly conductive state (on-state) and a high impedance state (off-state). FETs may take a variety of forms and configurations. For example, among other configurations, FETs may be either so-called planar FET devices or three-dimensional (3D) devices, such as FinFET devices.
- A field effect transistor (FET), irrespective of whether an NMOS transistor or a PMOS transistor is considered, and irrespective of whether it is a planar or 3D FinFET device, typically comprises doped source/drain regions that are formed in a semiconductor substrate that are separated by a channel region. A gate insulation layer is positioned above the channel region and a conductive gate electrode is positioned above the gate insulation layer. The gate insulation layer and the gate electrode may sometimes be referred to as the gate structure for the device. By applying an appropriate voltage to the gate electrode, the channel region becomes conductive and current is allowed to flow from the source region to the drain region. In a planar FET device, the gate structure is formed above a substantially planar upper surface of the substrate. In some cases, one or more epitaxial growth processes are performed to form epi semiconductor material in recesses formed in the source/drain regions of the planar FET device. In some cases, the epi material may be formed in the source/drain regions without forming any recesses in the substrate for a planar FET device. The gate structures for such planar FET devices may be manufactured using so-called “gate-first” or “replacement gate” (gate-last) manufacturing techniques.
- To improve the operating speed of FETs, and to increase the density of FETs on an integrated circuit device, device designers have greatly reduced the physical size of FETs over the years. More specifically, the channel length of FETs has been significantly decreased, which has resulted in improving the switching speed of FETs. However, decreasing the channel length of a FET also decreases the distance between the source region and the drain region. In some cases, this decrease in the separation between the source and the drain makes it difficult to efficiently inhibit the electrical potential of the source region and the channel from being adversely affected by the electrical potential of the drain. This is sometimes referred to as a so-called short channel effect, wherein the characteristic of the FET as an active switch is degraded.
- In contrast to a FET, which has a planar structure, a so-called FinFET device has a three-dimensional (3D) structure.
FIG. 1A is a perspective view of an illustrative prior art FinFET semiconductor device “A” that is formed above a semiconductor substrate B that will be referenced so as to explain, at a very high level, some basic features of a FinFET device. In this example, the FinFET device A includes three illustrative fins C, a gate structure D, sidewall spacers E and a gate cap F. The gate structure D is typically comprised of a layer of insulating material (not separately shown), e.g., a layer of high-k insulating material or silicon dioxide, and one or more conductive material layers (e.g., metal and/or polysilicon) that serve as the gate electrode for the device A. The fins C have a three-dimensional configuration: a height H, a width W and an axial length L. The axial length L corresponds to the direction of current travel in the device A when it is operational. The portions of the fins C covered by the gate structure D is the channel region of the FinFET device A. In a conventional process flow, the portions of the fins C that are positioned outside of the spacers E, i.e., in the source/drain regions of the device A, may be increased in size or even merged together (a situation not shown inFIG. 1A ) by performing one or more epitaxial growth processes. The process of increasing the size of or merging the fins C in the source/drain regions of the device A is performed to reduce the resistance of source/drain regions and/or make it easier to establish electrical contact to the source/drain regions. Even if an epi “merger” process is not performed, an epi growth process will typically be performed on the fins C to increase their physical size. In the FinFET device A, the gate structure D may enclose both sides and the upper surface of all or a portion of the fins C to form a tri-gate structure so as to use a channel having a three-dimensional structure instead of a planar structure. In some cases, an insulating cap layer (not shown), e.g., silicon nitride, is positioned at the top of the fins C and the FinFET device only has a dual-gate structure (sidewalls only). The gate structures D for such FinFET devices may be manufactured using so-called “gate-first” or “replacement gate” (gate-last) manufacturing techniques. - Unlike a planar FET, in a FinFET device, a channel is formed perpendicular to a surface of the semiconducting substrate so as to reduce the physical size of the semiconductor device. Also, in a FinFET, the junction capacitance at the drain region of the device is greatly reduced, which tends to significantly reduce short channel effects. When an appropriate voltage is applied to the gate electrode of a FinFET device, the surfaces (and the inner portion near the surface) of the fins C, i.e., the vertically oriented sidewalls and the top upper surface of the fin, form a surface inversion layer or a volume inversion layer that contributes to current conduction. In a FinFET device, the “channel-width” is estimated to be about two times (2×) the vertical fin-height plus the width of the top surface of the fin, i.e., the fin width (for a tri-gate device). Multiple fins can be formed in the same foot-print as that of a planar transistor device. Accordingly, for a given plot space (or foot-print), FinFETs tend to be able to generate significantly higher drive current density than planar transistor devices. Additionally, the leakage current of FinFET devices after the device is turned “OFF” is significantly reduced as compared to the leakage current of planar FETs, due to the superior gate electrostatic control of the “fin” channel on FinFET devices. In short, the 3D structure of a FinFET device is a superior MOSFET structure as compared to that of a planar FET, especially in the 20 nm CMOS technology node and beyond.
- For many early device technology generations, the gate structures of most transistor elements (planar or FinFET devices) were comprised of a plurality of silicon-based materials, such as a silicon dioxide and/or silicon oxynitride gate insulation layer, in combination with a polysilicon gate electrode. However, as the channel length of aggressively scaled transistor elements has become increasingly smaller, many newer generation devices employ gate structures that contain alternative materials in an effort to avoid the short channel effects which may be associated with the use of traditional silicon-based materials in reduced channel length transistors. For example, in some aggressively scaled transistor elements, which may have channel lengths on the order of approximately 10-32 nm or less, gate structures that include a so-called high-k dielectric gate insulation layer and one or more metal layers that function as the gate electrode (HK/MG) have been implemented. Such alternative gate structures have been shown to provide significantly enhanced operational characteristics over the heretofore more traditional silicon dioxide/polysilicon gate structure configurations.
- Depending on the specific overall device requirements, several different high-k materials—i.e., materials having a dielectric constant, or k-value, of approximately 10 or greater—have been used with varying degrees of success for the gate insulation layer in an HK/MG gate electrode structure. For example, in some transistor element designs, a high-k gate insulation layer may include tantalum oxide (Ta2O5), hafnium oxide (HfO2), zirconium oxide (ZrO2), titanium oxide (TiO2), aluminum oxide (Al2O3), hafnium silicates (HfSiOx) and the like. Furthermore, one or more non-polysilicon metal gate electrode materials—i.e., a metal gate stack—may be used in HK/MG configurations so as to control the work function of the transistor. These metal gate electrode materials may include, for example, one or more layers of titanium (Ti), titanium nitride (TiN), titanium-aluminum (TiAl), titanium-aluminum-carbon (TiALC), aluminum (Al), aluminum nitride (AlN), tantalum (Ta), tantalum nitride (TaN), tantalum carbide (TaC), tantalum carbonitride (TaCN), tantalum silicon nitride (TaSiN), tantalum silicide (TaSi) and the like.
- One well-known processing method that has been used for forming a transistor with a high-k/metal gate structure is the so-called “gate-last” or “replacement gate” technique. The replacement gate process may be used when forming planar devices or 3D devices.
FIGS. 1B-1F simplistically depict one illustrative prior art method for forming an HK/MG replacement gate structure using a replacement gate technique on a planar transistor device. As shown inFIG. 1B , the process includes the formation of a basic transistor structure above asemiconductor substrate 12 in an active area defined by a shallowtrench isolation structure 13. At the point of fabrication depicted inFIG. 1B , thedevice 10 includes a sacrificialgate insulation layer 14, a dummy orsacrificial gate electrode 15,sidewall spacers 16, a layer ofinsulating material 17 and source/drain regions 18 formed in thesubstrate 12. The various components and structures of thedevice 10 may be formed using a variety of different materials and by performing a variety of known techniques. For example, the sacrificialgate insulation layer 14 may be comprised of silicon dioxide, thesacrificial gate electrode 15 may be comprised of polysilicon, thesidewall spacers 16 may be comprised of silicon nitride and the layer ofinsulating material 17 may be comprised of silicon dioxide. The source/drain regions 18 may be comprised of implanted dopant materials (N-type dopants for NMOS devices and P-type dopants for PMOS devices) that are implanted into thesubstrate 12 using known masking and ion implantation techniques. Of course, those skilled in the art will recognize that there are other features of thetransistor 10 that are not depicted in the drawings for purposes of clarity. For example, so-called halo implant regions are not depicted in the drawings, as well as various layers or regions of silicon/germanium that are typically found in high performance PMOS transistors. At the point of fabrication depicted inFIG. 1B , the various structures of thedevice 10 have been formed and a chemical mechanical polishing (CMP) process has been performed to remove any materials above the sacrificial gate electrode 15 (such as a protective cap layer (not shown) comprised of silicon nitride) so that at least thesacrificial gate electrode 15 may be removed. - As shown in
FIG. 1C , one or more etching processes are performed to remove thesacrificial gate electrode 15 and the sacrificialgate insulation layer 14 to thereby define agate cavity 20 where a replacement gate structure will subsequently be formed. Typically, the sacrificialgate insulation layer 14 is removed as part of the replacement gate technique, as depicted herein. However, the sacrificialgate insulation layer 14 may not be removed in all applications. Even in cases where the sacrificialgate insulation layer 14 is intentionally removed, there will typically be a very thin native oxide layer (not shown) that forms on thesubstrate 12 within thegate cavity 20. - Next, as shown in
FIG. 1D , various layers of material that will constitute areplacement gate structure 30 are formed in thegate cavity 20. The materials used for thereplacement gate structures 30 for NMOS and PMOS devices are typically different. For example, thereplacement gate structure 30 for an NMOS device may be comprised of a high-kgate insulation layer 30A, such as hafnium oxide, having a thickness of approximately 2 nm, afirst metal layer 30B (e.g., a layer of titanium nitride with a thickness of about 1-2 nm), asecond metal layer 30C—a so-called work function adjusting metal layer for the NMOS device—(e.g., a layer of titanium-aluminum or titanium-aluminum-carbon with a thickness of about 5 nm), athird metal layer 30D (e.g., a layer of titanium nitride with a thickness of about 1-2 nm) and abulk metal layer 30E, such as aluminum or tungsten. - Ultimately, as shown in
FIG. 1E , one or more CMP processes are performed to remove excess portions of thegate insulation layer 30A, thefirst metal layer 30B, thesecond metal layer 30C, thethird metal layer 30D and thebulk metal layer 30E positioned outside of thegate cavity 20 to thereby define thereplacement gate structure 30 for an illustrative NMOS device. Typically, the replacementmetal gate structure 30 for a PMOS device does not include as many metal layers as does an NMOS device. For example, thegate structure 30 for a PMOS device may only include the high-kgate insulation layer 30A, a single layer of titanium nitride—the work function adjusting metal for the PMOS device—having a thickness of about 3-4 nm, and thebulk metal layer 30E. -
FIG. 1F depicts thedevice 10 after several process operations were performed. First, one or more recess etching processes were performed to remove upper portions of the various materials within thecavity 20 so as to form a recess within thegate cavity 20. Then, agate cap layer 31 was formed in the recess above the recessed gate materials. Thegate cap layer 31 is typically comprised of silicon nitride and it may be formed by depositing a layer of gate cap material so as to over-fill the recess formed in the gate cavity and thereafter performing a CMP process to remove excess portions of the gate cap material layer positioned above the surface of the layer of insulatingmaterial 17. Thegate cap layer 31 is formed so as to protect the underlying gate materials during subsequent processing operations. - One problem that is encountered in forming FinFET devices relates to preventing leakage currents underneath the fin structures. This is sometimes referred to as so-called “punch-through” leakage currents. One prior art effort to eliminate or reduce such undesirable punch-through leakage currents involved forming counter-doped regions that were positioned at approximately the intersection between the fin and the remaining portion of the substrate. However, obtaining an accurate doping profile that is properly positioned underneath the active fin is very difficult to accomplish, especially given that the additional thermal heating processes that are involved in subsequent process steps will further drive dopant diffusion and make it harder to control the location of the anti-punch-through doping. If dopant diffuses into the fins during subsequent annealing processes, it would cause threshold voltage fluctuation because of the random amount of the dopant diffused into the fins of different devices, which would severely compromise the circuit performance. If a punch-through implant region is formed before the dummy gate structure is formed, there is a good chance that dopant materials will be lost and/or migrate or diffuse to undesirable locations. Trying to form halo implant regions (counter-doped) regions by performing an angled ion implantation process is very difficult given the height of the dummy gate structure and the very small spacing between fins.
- Additionally, fabrication of FinFET devices may involve formation of stressed layers of insulation material in an effort to induce a desired stress on the channel region of the FinFET device, e.g., a tensile stress for N-type FinFET devices and a compressive stress for P-type FinFET devices. Such stressed channel regions are formed in an effort to improve the electrical performance characteristics of the N-type and P-type FinFET devices. Thus, an effort at reducing the undesirable punch-through leakage currents must not unduly detract from the benefits achieved by virtue of the formation of the stressed materials that induce the desired stress in the channel region of the FinFET devices.
- The present disclosure is directed to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device that may avoid, or at least reduce, the effects of one or more of the problems identified above.
- The following presents a simplified summary of the invention in order to provide a basic understanding of some aspects of the invention. This summary is not an exhaustive overview of the invention. It is not intended to identify key or critical elements of the invention or to delineate the scope of the invention. Its sole purpose is to present some concepts in a simplified form as a prelude to the more detailed description that is discussed later.
- Generally, the present disclosure is directed to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device. One method disclosed includes, among other things, forming a fin in a semiconductor substrate, covering a top surface and a portion of the sidewalls of the fin with etch stop material, after forming the etch stop material, forming a sacrificial gate structure above and around the fin, forming a sidewall spacer adjacent the sacrificial gate structure, performing at least one process operation to remove the sacrificial gate structure and thereby define a replacement gate cavity, wherein the etch stop material remains positioned on the fin while the sacrificial gate structure is removed, with the etch stop material positioned on the fin, performing at least one process operation through the replacement gate cavity to form a counter-doped region in a portion of the fin below an upper surface of the fin and below the channel region of the device, wherein the counter-doped region is doped with a second type of dopant material that is of an opposite type relative to the first type of dopant material, and forming a replacement gate structure in the replacement gate cavity.
- Another illustrative method disclosed herein includes, among other things, forming a plurality of trenches in a semiconductor substrate to thereby define a fin, forming a recessed layer of insulating material in the trenches, the recessed layer of insulating material having an upper surface that exposes an upper portion of the fin, covering a top surface and a portion of the sidewalls of the exposed upper portion of the fin with etch stop material, after forming the etch stop material, forming a sacrificial gate structure above the recessed layer of insulating material and around the upper portion of the fin, forming a sidewall spacer adjacent the sacrificial gate structure, after forming the sidewall spacer, performing at least one process operation to remove the sacrificial gate structure and thereby define a replacement gate cavity, wherein the etch stop material remains positioned on the upper portion of the fin while the sacrificial gate structure is removed and wherein the formation of the replacement gate cavity exposes a portion of the recessed layer of insulating material, with the etch stop material positioned on the upper portion of the fin, performing a recess etching process through the replacement gate cavity on the exposed recessed layer of insulating material to further recess the surface of the layer of insulating material and thereby expose portions of the sidewalls of the fin that are not covered by the etch stop material, performing a plasma doping process through the replacement gate cavity to form a counter-doped region in the exposed portions of the sidewalls of the fin that are not covered by the etch stop material, wherein the counter-doped region is doped with a second type of dopant material that is of an opposite type relative to the first type of dopant material and wherein the counter-doped region extends under the entire channel length of the device in the gate-length direction of the device, and forming a replacement gate structure in the replacement gate cavity.
- One illustrative device disclosed herein includes, among other things, a fin formed in a semiconductor substrate, a gate structure positioned above the substrate, sidewall spacers positioned adjacent the gate structure and a counter-doped region positioned in the fin below an upper surface of the fin and below the channel region of the device, wherein the counter-doped region is doped with a second type of dopant material that is of an opposite type relative to the first type of dopant material and wherein the counter-doped region extends under the entire channel length of the device in the gate-length direction of the device.
- The disclosure may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:
-
FIG. 1A is a perspective view of one illustrative embodiment of a prior art FinFET device; -
FIGS. 1B-1F depict one illustrative prior art method of forming a gate structure of the transistors using a so-called “replacement gate” technique; and -
FIGS. 2A-2N depict various illustrative methods disclosed herein of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device. - While the subject matter disclosed herein is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.
- Various illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.
- The present subject matter will now be described with reference to the attached figures. Various structures, systems and devices are schematically depicted in the drawings for purposes of explanation only and so as to not obscure the present disclosure with details that are well known to those skilled in the art. Nevertheless, the attached drawings are included to describe and explain illustrative examples of the present disclosure. The words and phrases used herein should be understood and interpreted to have a meaning consistent with the understanding of those words and phrases by those skilled in the relevant art. No special definition of a term or phrase, i.e., a definition that is different from the ordinary and customary meaning as understood by those skilled in the art, is intended to be implied by consistent usage of the term or phrase herein. To the extent that a term or phrase is intended to have a special meaning, i.e., a meaning other than that understood by skilled artisans, such a special definition will be expressly set forth in the specification in a definitional manner that directly and unequivocally provides the special definition for the term or phrase.
- The present disclosure generally relates to various methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting semiconductor device. Moreover, as will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc., and the methods disclosed herein may be employed to form N-type or P-type semiconductor devices. The methods and devices disclosed herein may be employed in manufacturing products using a variety of technologies, e.g., NMOS, PMOS, CMOS, etc., and they may be employed in manufacturing a variety of different devices, e.g., memory devices, logic devices, ASICs, etc. As will be appreciated by those skilled in the art after a complete reading of the present application, the inventions disclosed herein may be employed in forming integrated circuit products using a variety of so-called 3D devices, such as FinFETs. For purposes of disclosure, reference will be made to an illustrative process flow wherein a
single FinFET device 100 is formed. Moreover, the inventions will be disclosed in the context of forming the gate structures using a replacement gate (“gate-last”) processing technique. Of course, the inventions disclosed herein should not be considered to be limited to the illustrative examples depicted and described herein. With reference to the attached figures, various illustrative embodiments of the methods and devices disclosed herein will now be described in more detail. - In one embodiment, the
illustrative device 100 will be formed in and above thesemiconductor substrate 102, having a bulk configuration. Thedevice 100 may be either an NMOS or a PMOS transistor. Additionally, various doped regions, e.g., source/drain regions, halo implant regions, well regions and the like, are not depicted in the attached drawings. Thesubstrate 102 may be made of silicon or it may be made of materials other than silicon. In other embodiments, thedevice 100 may be formed on a so-called silicon-on-insulator (SOI) substrate, as described more fully below. Thus, the terms “substrate” or “semiconductor substrate” should be understood to cover all semiconducting materials and all forms of such materials. - The attached drawings present various views of one illustrative embodiment of a
FinFET device 100 that may be formed using the methods disclosed herein.FIG. 2A contains a simplistic plan view of the device 100 (in the upper right corner) that depicts the location where various cross-sectional views depicted in the following drawings will be taken. More specifically, the view “X-X” is a cross-sectional view that is taken through the gate structure of the device in the gate-width direction, and the view “Y-Y” is a cross-sectional view that is taken through the long axis of the fins of the device (i.e., in the current transport or gate-length direction of the device). Theillustrative FinFET device 100 disclosed herein will be depicted as being comprised of threeillustrative fins 108. However, as will be recognized by those skilled in the art after a complete reading of the present application, the methods and devices disclosed herein may be employed when manufacturing FinFET devices having any number of fins. The various layers of material depicted in the following drawings may be formed by any of a variety of different known techniques, e.g., a chemical vapor deposition (CVD) process, an atomic layer deposition (ALD) process, a thermal growth process, spin-coating techniques, etc. Moreover, as used herein and in the attached claims, the word “adjacent” is to be given a broad interpretation and should be interpreted to cover situations where one feature actually contacts another feature or is in close proximity to that other feature. -
FIG. 2A depicts thedevice 100 at a point in fabrication wherein several process operations have been performed. First, anetch stop layer 104 was deposited above thesubstrate 102. Next, ahard mask layer 106 was deposited above theetch stop layer 104. In one example, thehard mask layer 106 may be a layer of silicon nitride. In one embodiment, theetch stop layer 104 may be comprised of a high-k material (k value of 10 or greater) such as hafnium oxide. The thickness of theetch stop layer 104 and thehard mask layer 106 may vary depending upon the particular application. -
FIG. 2B depicts thedevice 100 after several additional process operations were performed. First, thehard mask layer 106 and theetch stop layer 104 were patterned using traditional photolithography and etching processes.FIG. 2B depicts the device after the patterned photoresist etch mask was removed. Then, one or more etching processes, e.g., anisotropic etching processes, were performed through thepatterned layers 106/104 to define a plurality of fin-formation trenches 102X in thesubstrate 102. The formation of the fin-formation trenches 102X results in the formation of a plurality ofinitial fin structures 108. The width and height of thefin structures 108 as well as the depth of the fin-formation trenches 102X may vary depending upon the particular application. Additionally, the overall size, shape and configuration of the fin-formation trenches 102X andfins 108 may vary depending on the particular application. In the illustrative examples depicted in most of the attached drawings, the fin-formation trenches 102X andfins 108 are all depicted as having a uniform size and shape. However, such uniformity in the size and shape of the fin-formation trenches 102X and thefins 108 is not required to practice at least some aspects of the inventions disclosed herein. In the attached figures, the fin-formation trenches 102X are depicted as having been formed by performing an anisotropic etching process that results in the fin-formation trenches 102X having a schematically depicted, generally rectangular configuration. In an actual real-world device, the sidewalls of the fin-formation trenches 102X may be somewhat inwardly tapered, although that configuration is not depicted in the attached drawings. In some cases, the fin-formation trenches 102X may have a reentrant profile (not shown) near the bottom of the fin-formation trenches 102X. To the extent the fin-formation trenches 102X are formed by performing a wet etching process, the fin-formation trenches 102X may tend to have a more rounded configuration or non-linear configuration as compared to the generally rectangular configuration of the fin-formation trenches 102X that are formed by performing an anisotropic etching process. Thus, the size and configuration of the fin-formation trenches 102X, and the manner in which they are made, as well as the general configuration of thefins 108, should not be considered a limita-tion of the present invention. For ease of disclosure, only the substantially rectangular fin-formation trenches 102X andfins 108 will be depicted in the subsequent drawings. -
FIG. 2C depicts thedevice 100 after thehard mask layer 106 was removed from the device selectively relative to theetch stop layer 104. -
FIG. 2D depicts the device after a layer of insulatingmaterial 112 was blanket-deposited on thedevice 100, a chemical mechanical polishing (CMP) process was performed on the layer of insulating material using thelayer 104 as a polish-stop layer and after a recessing etch-back etching process was performed to recess the layer of insulatingmaterial 112 relative to the surrounding materials. This recessing process exposes a portion of thefins 108. In one illustrative example, the layer of insulatingmaterial 112 may be a layer of silicon dioxide, an oxygen-rich silicon dioxide, etc., and it may be formed by performing a chemical vapor deposition (CVD) process -
FIG. 2E depicts thedevice 100 after anotheretch stop layer 114 was deposited by performing a conformal deposition process, such as an ALD process. Theetch stop layer 114 may be made of the same materials as that of theetch stop layer 104, although such a situation may not be required in all applications. In some cases, theetch stop layer 114 may be made of a material such as silicon nitride, silicon oxynitride, aluminum oxide (Al2O3), etc. Theetch stop layer 114 may be relatively thin, e.g., 2-3 nm. -
FIG. 2F depicts thedevice 100 after a timed, anisotropic etching process was performed to remove the horizontally positioned portions of theetch stop layer 114. The etching process results in the formation of protective sidewall spacers 1145 on the sidewalls of thefins 108. -
FIG. 2G depicts thedevice 100 after several process operations were performed. First, an illustrativesacrificial gate structure 116,gate cap layer 118 andsidewall spacers 120 were formed on thedevice 100. In this example, thesacrificial gate structure 116 includes a dummy or sacrificial gate electrode comprised of, for example, polysilicon or amorphous silicon. Thegate cap layer 118 and thesidewall spacers 120 may be comprised of a material such as silicon nitride. Thegate structure 116 and thegate cap layer 118 may be formed by depositing the appropriate layer of material on the device and thereafter patterning those materials using traditional photolithography and etching techniques. Theetch stop layer 104 may be used as an etch stop during the gate patterning techniques. After gate patterning is done, exposed portions of theetch stop layer 104 may be removed. Then thesidewall spacers 120 may be formed adjacent thegate structure 116. Thespacers 120 may be formed by depositing a layer of spacer material and thereafter performing an anisotropic etching process. - With continuing reference to
FIG. 2G , after thespacers 120 were formed, theetch stop materials fins 108 positioned in the source/drain regions of thedevice 100, i.e., theetch stop materials 104/114 were removed from the portions of thefins 108 that are positioned laterally outside of thespacers 120. In one illustrative embodiment, anepi semiconductor material 122 may be formed with either a tensile or compressive stress depending upon the type of device (N or P) under construction. In that illustrative situation, theepi semiconductor material 122 imparts a desired stress on the materials in thechannel region 123 of thedevice 100. Theepi semiconductor material 122 may be made by performing a traditional epitaxial deposition process. In one illustrative embodiment, theepi semiconductor material 122 may be made of silicon/germanium (SxGe1-x), where the concentration of the germanium may also vary depending upon the particular application. Theepi semiconductor material 122 may have a faceted shape of the epi semiconductor material 122 (when viewed in a cross-section taken through the fin in the gate width direction of the device) due to the crystallographic structure of thesubstrate 102, as well as the orientation of the long axis of thefins 108 on thesubstrate 102. Of course, theepi semiconductor material 122 need not be formed in the source/drain regions of the device in all applications. - While still referring to
FIG. 2G , the next operation involves the formation of a layer of insulatingmaterial 124 that was blanket-deposited on thedevice 100. In one illustrative example, the layer of insulatingmaterial 124 may be a layer of silicon dioxide, an oxygen-rich silicon dioxide, etc., and it may be formed by performing a chemical vapor deposition (CVD) process. Thereafter, a chemical mechanical polishing (CMP) process was performed using thegate cap layer 118 as a polish stop layer. -
FIG. 2H depicts thedevice 100 after a CMP process was performed to remove thegate cap layer 118 and thereby expose thesacrificial gate structure 116 for removal. -
FIG. 2I depicts thedevice 100 after one or more etching processes were performed to remove thesacrificial gate structure 116 and thereby define areplacement gate cavity 126 where a replacement gate structure will eventually be formed for thedevice 100. During this etching process, theetch stop layer 104 within thegate cavity 126 may serve as an etch stop layer. -
FIG. 2J depicts thedevice 100 after a timed, anisotropic, recessing etch-back process was performed on the layer of insulatingmaterial 112 to definerecesses 112X in the layer of insulatingmaterial 112. The depth of therecesses 112X may vary depending upon the particular application, e.g., 10-25 nm. -
FIG. 2K depicts thedevice 100 after an isotropic etching process was performed to remove any residual portions of the layer of insulatingmaterial 112 that are positioned on thesidewalls 108S of thefins 108. This etching process exposes portions of the sidewalls 108S of theinitial fin structures 108 for further processing. -
FIG. 2L depicts thedevice 100 aftercounter-doped regions 108D were formed in the portions of thefins 108 that are positioned under thegate cavity 126, i.e., under thechannel region 123 of thedevice 100. For N-type devices 100, the dopedregion 108D will be doped with a P-type dopant material. Conversely, for P-type devices, the dopedregion 108D will be doped with an N-type dopant material. In one illustrative embodiment, a plasma doping process is performed to form the dopedregions 108D in the exposed sidewall portions of thefins 108 within thecavity 126. As an example, the plasma doping process may be performed as described in a prior art paper entitled “Conformal Doping of FinFETs and Precise Controllable Shallow Doping for Planar FET Manufacturing by a Novel B2/H6/Helium Self-Regulatory Plasma Doping Process,” by Sasaki et. al., which is hereby incorporated by reference in its entirety. Ultimately, the dopedregions 108D may have a dopant concentration of at least about 1 e18 ions/cm3. After the dopedregions 108D are formed, and after the subsequent formation of a high-k gate insulation layer (seeFIG. 2N below), a heat treatment process may be performed to activate the dopant materials and to repair any damage to the lattice structure of thefins 108 and to improve the reliability of the high-k gate insulation layer. In one illustrative embodiment, such a heat treatment process may be a rapid thermal anneal process performed at a temperature that falls within the range of about 900-1000° C. for a duration of about 5-30 seconds. Note that, during this heat treatment process, the dopant materials will tend to migrate, although such dopant migration is not depicted in the attached drawings. Importantly, due to the depth of thecounter-doped regions 108D below thesurface 108X of thefins 108, i.e., the vertical separation between theupper surface 108X and the top of the dopedregions 108D, the dopedregions 108D serve to reduce leakage currents and act as an efficient channel stop region. However, using the methods disclosed herein, the amount of dopant diffusion will be less than that associated with prior art techniques since thermal processing steps have been reduced. -
FIG. 2M depicts thedevice 100 after one or more etching processes were performed through thecavity 126 to remove any residual portions of the etch stop layers 104, 114 so as to thereby clear the exposedfinal fin structure 108 of any unwanted materials. -
FIG. 2N depicts thedevice 100 after several process operations were performed. First, several known processing operations were performed to form a schematically depictedreplacement gate structure 140 in thegate cavity 126. Thereplacement gate structure 140 depicted herein is intended to be representative in nature of any type of gate structure that may be employed in manufacturing integrated circuit products using so-called gate-last (replacement gate) manufacturing techniques. Thereplacement gate structure 140 typically comprises a high-k (k value greater than 10) gate insulation layer (not individually shown), such as hafnium oxide, one or more metal layers (not individually shown) (e.g., layers of titanium nitride or TiAlC depending upon the type of transistor device being manufactured), and a bulk conductive material layer (not individually shown), such as tungsten or aluminum. After the various layers of material that will be present in thereplacement gate structure 140 are sequentially deposited in thegate cavity 126, one or more CMP processes are performed to remove excess portions of the gate materials positioned outside of thegate cavity 126 and above the layer of insulatingmaterial 124, as described in the background section of this application. Then, one or more etching processes were performed to remove upper portions of the various materials within thecavity 126 so as to form thereplacement gate structure 140 and to form a recess above thereplacement gate structure 140. Then, agate cap 142 was formed in the recess above the recessed gate materials. Thegate cap 142 is typically comprised of silicon nitride and it may be formed by depositing a layer of gate cap material so as to over-fill the recess formed in thegate cavity 126 above thereplacement gate structure 140 and thereafter performing a CMP process to remove excess portions of the gate cap material layer positioned above the surface of the layer of insulatingmaterial 124. Thegate cap 142 is formed so as to protect the underlying gate materials during subsequent processing operations. At this point, traditional manufacturing operations may be performed to complete the fabrication of theillustrative FinFET device 100, e.g., contact formation, formation of metallization layers, etc. - The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For example, the process steps set forth above may be performed in a different order. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Note that the use of terms, such as “first,” “second,” “third” or “fourth” to describe various processes or structures in this specification and in the attached claims is only used as a shorthand reference to such steps/structures and does not necessarily imply that such steps/structures are performed/formed in that ordered sequence. Of course, depending upon the exact claim language, an ordered sequence of such processes may or may not be required. Accordingly, the protection sought herein is as set forth in the claims below.
Claims (26)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/226,488 US9142651B1 (en) | 2014-03-26 | 2014-03-26 | Methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/226,488 US9142651B1 (en) | 2014-03-26 | 2014-03-26 | Methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting device |
Publications (2)
Publication Number | Publication Date |
---|---|
US9142651B1 US9142651B1 (en) | 2015-09-22 |
US20150279963A1 true US20150279963A1 (en) | 2015-10-01 |
Family
ID=54107147
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/226,488 Expired - Fee Related US9142651B1 (en) | 2014-03-26 | 2014-03-26 | Methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting device |
Country Status (1)
Country | Link |
---|---|
US (1) | US9142651B1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106847751A (en) * | 2015-12-04 | 2017-06-13 | 中芯国际集成电路制造(上海)有限公司 | The forming method of fin formula field effect transistor |
US9871042B2 (en) | 2015-12-03 | 2018-01-16 | Samsung Electronics Co., Ltd. | Semiconductor device having fin-type patterns |
US20190341457A1 (en) * | 2015-10-26 | 2019-11-07 | International Business Machines Corporation | Conformal doping for punch through stopper in fin field effect transistor devices |
TWI706473B (en) * | 2015-12-23 | 2020-10-01 | 美商英特爾股份有限公司 | Methods for doping a sub-fin region of a semiconductor structure by backside reveal and associated devices |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9406782B2 (en) * | 2014-06-27 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for FinFET device |
US9972541B2 (en) * | 2014-08-29 | 2018-05-15 | Intel Corporation | Technique for filling high aspect ratio, narrow structures with multiple metal layers and associated configurations |
CN105470135B (en) * | 2014-09-11 | 2018-11-06 | 中国科学院微电子研究所 | Method, semi-conductor device manufacturing method |
US10903210B2 (en) * | 2015-05-05 | 2021-01-26 | International Business Machines Corporation | Sub-fin doped bulk fin field effect transistor (FinFET), Integrated Circuit (IC) and method of manufacture |
CN107851664A (en) * | 2015-09-25 | 2018-03-27 | 英特尔公司 | Technology for the sub- fin electric leakage of controlling transistor |
CN106558490A (en) * | 2015-09-25 | 2017-04-05 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and preparation method thereof |
CN106601688A (en) * | 2015-10-16 | 2017-04-26 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and manufacturing method thereof, and electronic device |
CN106952817B (en) * | 2016-01-06 | 2020-07-10 | 中芯国际集成电路制造(上海)有限公司 | Method for forming semiconductor structure |
US9627271B1 (en) * | 2016-09-21 | 2017-04-18 | International Business Machines Corporation | III-V compound semiconductor channel material formation on mandrel after middle-of-the-line dielectric formation |
US10546943B2 (en) | 2018-04-24 | 2020-01-28 | Globalfoundries Inc. | Methods, apparatus, and system for reducing leakage current in semiconductor devices |
CN112151594B (en) * | 2019-06-28 | 2023-09-12 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor structure and forming method thereof |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8921178B2 (en) * | 2012-05-16 | 2014-12-30 | Renesas Electronics Corporation | Semiconductor devices with self-aligned source drain contacts and methods for making the same |
US8846477B2 (en) * | 2012-09-27 | 2014-09-30 | Globalfoundries Inc. | Methods of forming 3-D semiconductor devices using a replacement gate technique and a novel 3-D device |
US9093532B2 (en) * | 2013-06-21 | 2015-07-28 | International Business Machines Corporation | Overlapped III-V finFET with doped semiconductor extensions |
US9196522B2 (en) * | 2013-10-16 | 2015-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | FinFET with buried insulator layer and method for forming |
-
2014
- 2014-03-26 US US14/226,488 patent/US9142651B1/en not_active Expired - Fee Related
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190341457A1 (en) * | 2015-10-26 | 2019-11-07 | International Business Machines Corporation | Conformal doping for punch through stopper in fin field effect transistor devices |
US10937867B2 (en) * | 2015-10-26 | 2021-03-02 | International Business Machines Corporation | Conformal doping for punch through stopper in fin field effect transistor devices |
US9871042B2 (en) | 2015-12-03 | 2018-01-16 | Samsung Electronics Co., Ltd. | Semiconductor device having fin-type patterns |
US10083965B2 (en) | 2015-12-03 | 2018-09-25 | Samsung Electronics Co., Ltd. | Semiconductor device having fin-type patterns |
CN106847751A (en) * | 2015-12-04 | 2017-06-13 | 中芯国际集成电路制造(上海)有限公司 | The forming method of fin formula field effect transistor |
TWI706473B (en) * | 2015-12-23 | 2020-10-01 | 美商英特爾股份有限公司 | Methods for doping a sub-fin region of a semiconductor structure by backside reveal and associated devices |
Also Published As
Publication number | Publication date |
---|---|
US9142651B1 (en) | 2015-09-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9142651B1 (en) | Methods of forming a FinFET semiconductor device so as to reduce punch-through leakage currents and the resulting device | |
US9318388B2 (en) | Methods of forming substantially self-aligned isolation regions on FinFET semiconductor devices and the resulting devices | |
US9412822B2 (en) | Methods of forming stressed channel regions for a FinFET semiconductor device and the resulting device | |
US9953978B2 (en) | Replacement gate structures for transistor devices | |
US9064890B1 (en) | Methods of forming isolation material on FinFET semiconductor devices and the resulting devices | |
US9236479B2 (en) | Methods of forming replacement gate structures and fins on FinFET devices and the resulting devices | |
US9263580B2 (en) | Methods of forming isolated channel regions for a FinFET semiconductor device and the resulting device | |
US9093467B1 (en) | Methods of forming gate structures for semiconductor devices using a replacement gate technique and the resulting devices | |
US9178036B1 (en) | Methods of forming transistor devices with different threshold voltages and the resulting products | |
US9349840B2 (en) | Methods of forming stressed channel regions for a FinFET semiconductor device and the resulting device | |
US20150187905A1 (en) | Methods of forming gate structures for semiconductor devices using a replacement gate technique and the resulting devices | |
US9171934B2 (en) | Methods of forming semiconductor devices using a layer of material having a plurality of trenches formed therein | |
US9024388B2 (en) | Methods of forming gate structures for CMOS based integrated circuit products and the resulting devices | |
US9236258B2 (en) | Methods of forming gate structures for semiconductor devices using a replacement gate technique and the resulting devices | |
US9299781B2 (en) | Semiconductor devices with contact structures and a gate structure positioned in trenches formed in a layer of material | |
US20150348970A1 (en) | Gate structures for cmos based integrated circuit products | |
US8803254B2 (en) | Methods of forming replacement gate structures for NFET semiconductor devices and devices having such gate structures | |
US9412740B2 (en) | Integrated circuit product with a gate height registration structure | |
US20160013291A1 (en) | Methods of forming isolated channel regions for a finfet semiconductor device and the resulting device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XIE, RUILONG;CAI, XIUYU;REEL/FRAME:032533/0662 Effective date: 20140218 Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, KANGGUO;KHAKIFIROOZ, ALI;REEL/FRAME:032533/0705 Effective date: 20140218 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20230922 |