US20150108636A1 - Submount, encapsulated semiconductor element, and methods of manufacturing the same - Google Patents
Submount, encapsulated semiconductor element, and methods of manufacturing the same Download PDFInfo
- Publication number
- US20150108636A1 US20150108636A1 US14/406,964 US201314406964A US2015108636A1 US 20150108636 A1 US20150108636 A1 US 20150108636A1 US 201314406964 A US201314406964 A US 201314406964A US 2015108636 A1 US2015108636 A1 US 2015108636A1
- Authority
- US
- United States
- Prior art keywords
- submount
- semiconductor element
- main substrate
- electrode
- bump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 200
- 238000004519 manufacturing process Methods 0.000 title description 21
- 238000000034 method Methods 0.000 title description 11
- 239000000758 substrate Substances 0.000 claims abstract description 187
- 229920005989 resin Polymers 0.000 claims abstract description 135
- 239000011347 resin Substances 0.000 claims abstract description 135
- 125000006850 spacer group Chemical group 0.000 claims description 44
- 239000000853 adhesive Substances 0.000 claims description 14
- 230000001070 adhesive effect Effects 0.000 claims description 14
- 239000010931 gold Substances 0.000 abstract description 165
- 229910052737 gold Inorganic materials 0.000 abstract description 124
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract description 123
- 238000010438 heat treatment Methods 0.000 description 14
- 238000003848 UV Light-Curing Methods 0.000 description 12
- 238000001723 curing Methods 0.000 description 11
- 238000007747 plating Methods 0.000 description 10
- 239000010949 copper Substances 0.000 description 9
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Substances [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 9
- 229910000679 solder Inorganic materials 0.000 description 7
- 238000007796 conventional method Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 2
- -1 acryl Chemical group 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 239000003822 epoxy resin Substances 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 229910052697 platinum Inorganic materials 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920002050 silicone resin Polymers 0.000 description 2
- 229920001187 thermosetting polymer Polymers 0.000 description 2
- ISWSIDIOOBJBQZ-UHFFFAOYSA-N Phenol Chemical compound OC1=CC=CC=C1 ISWSIDIOOBJBQZ-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000004809 Teflon Substances 0.000 description 1
- 229920006362 Teflon® Polymers 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 239000010410 layer Substances 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49805—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the leads being also applied on the sidewalls or the bottom of the substrate, e.g. leadless packages for surface mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/033—Manufacturing methods by local deposition of the material of the bonding area
- H01L2224/0333—Manufacturing methods by local deposition of the material of the bonding area in solid form
- H01L2224/03334—Manufacturing methods by local deposition of the material of the bonding area in solid form using a preform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05669—Platinum [Pt] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
- H01L2224/06154—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
- H01L2224/06155—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16104—Disposition relative to the bonding area, e.g. bond pad
- H01L2224/16105—Disposition relative to the bonding area, e.g. bond pad the bump connector connecting bonding areas being not aligned with respect to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16108—Disposition the bump connector not being orthogonal to the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1712—Layout
- H01L2224/1714—Circular array, i.e. array with radial symmetry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/45169—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48153—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate
- H01L2224/48155—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48157—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being arranged next to each other, e.g. on a common substrate the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48476—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
- H01L2224/48477—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
- H01L2224/48478—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
- H01L2224/48479—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48475—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
- H01L2224/48496—Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball not being interposed between the wire connector and the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48639—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48644—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48647—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48638—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48655—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48664—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48666—Titanium (Ti) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48663—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48669—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48739—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48744—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48747—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48738—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48755—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48764—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48766—Titanium (Ti) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48763—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48769—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48839—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48844—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48847—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48838—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/48855—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48863—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48864—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48863—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48866—Titanium (Ti) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
- H01L2224/488—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48863—Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/48869—Platinum (Pt) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48996—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/48997—Reinforcing structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73207—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85395—Bonding interfaces outside the semiconductor or solid-state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85447—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85464—Palladium (Pd) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85463—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/85466—Titanium (Ti) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85909—Post-treatment of the connector or wire bonding area
- H01L2224/8592—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06551—Conductive connections on the side of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06575—Auxiliary carrier between devices, the carrier having no electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15158—Shape the die mounting substrate being other than a cuboid
- H01L2924/15159—Side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Definitions
- the present invention relates to a submount, an encapsulated semiconductor element, and methods for manufacturing the same.
- electrodes are formed not only on an element mounting surface of the submount but also on a side surface portion of the submount.
- Examples of conventional techniques include a module like one shown in FIG. 26 .
- This module 109 includes a main substrate 110 , an IC 111 on the main substrate 110 , and a submount 100 on the main substrate 110 .
- the submount 100 includes a semiconductor element 104 on an element mounting surface.
- a through-hole electrode and an element mounting electrode are formed as an electrode 102 in the submount 100 .
- An electrical connection between the IC 111 and the semiconductor element 104 is achieved by connecting the IC 111 and the electrode 102 by an AU wire 112 .
- the electrode 102 is formed over two surfaces of a substrate 101 and an electrode area is large. Accordingly, a parasitic capacitance is large. Furthermore, the module shown in FIG. 26 also includes a through-hole land portion and inevitably has a large pitch, so that there is a problem that a high-density submount cannot be manufactured.
- An object of the present invention is to provide a high-density submount which has small parasitic capacitance and which does not require formation of a new electrode on a side surface of the submount when electrically connecting an IC and the submount to each other on a substrate.
- another object of the present invention is to provide an encapsulated semiconductor element which does not require formation of a new electrode on a side surface of the encapsulated semiconductor element when electrically connecting an IC and the encapsulated semiconductor element to each other on a substrate.
- the present invention provides a submount characterized in that the submount comprises: a substrate; an electrode on the substrate; a semiconductor element on the substrate; a wire connecting the semiconductor element and the electrode to each other; and one or plurality of bumps on the electrode and the wire, the electrode, the semiconductor element, the wire, and the one or plurality of bumps are encapsulated on the substrate by a resin, the one or plurality of bumps have a cut surface, the cut surface is exposed on a surface of the submount, and the cut surface is an electrode of the submount.
- the present invention provides a submount characterized in that the submount comprises: a substrate; an electrode on the substrate; a semiconductor element on the substrate; a wire connecting the semiconductor element and the electrode to each other; and a bump on the electrode and the wire, the bump is encapsulated by a first resin which is locally applied on the substrate, the bump has an exposed cut surface, and the exposed cut surface is an electrode of the submount.
- the submount is characterized in that the submount further comprises a second resin encapsulating the electrode, the semiconductor element, the wire, the bump, and the first resin, and the first resin is harder than the second resin. Furthermore, in one embodiment of the present invention, the submount is characterized in that a groove is formed on the substrate and the semiconductor element is mounted in the groove.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; an electrode on the main substrate; a wire connecting the IC and the electrode to each other; and the submount on the electrode on the main substrate, and the exposed cut surface of the bump of the submount and the electrode on the main substrate are bonded to each other by an electrically-conductive adhesive.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; and the submount on the main substrate, the main substrate has an upper surface and a lower surface as element mounting surfaces, the IC is mounted on the upper surface and the submount is mounted on the lower surface, and the module further comprises a wire for wire bonding the IC and the submount to each other.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; a spacer on the IC; and the submount on the spacer, and an electrical connection between the IC and the one or plurality of bumps included in the submount is achieved by one or plurality of bumps placed in a space formed by the spacer.
- the present invention provides an encapsulated semiconductor element characterized in that the encapsulated semiconductor element comprises: a semiconductor element; and a bump on the semiconductor element, the bump is encapsulated on the semiconductor element by a resin, the bump has an exposed cut surface, and the exposed cut surface is an electrode of the encapsulated semiconductor element.
- the present invention provides an encapsulated semiconductor element characterized in that the encapsulated semiconductor element comprises: a semiconductor element; and a bump on the semiconductor element, the bump is encapsulated by a first resin applied only to a portion around the bump on the semiconductor element, the bump has an exposed cut surface, and the exposed cut surface is an electrode of the encapsulated semiconductor element.
- the encapsulated semiconductor element is characterized in that the encapsulated semiconductor element further comprises a second resin encapsulating the semiconductor element, the bump, and the first resin, and the first resin is harder than the second resin.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; an electrode on the main substrate; a wire connecting the IC and the electrode to each other; and the encapsulated semiconductor element on the electrode on the main substrate, and the exposed cut surface of the bump of the encapsulated semiconductor element and the electrode on the main substrate are bonded to each other by an electrically-conductive adhesive.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; and the encapsulated semiconductor element on the main substrate, the main substrate has an upper surface and a lower surface as element mounting surfaces, the IC is mounted on the upper surface and the encapsulated semiconductor element is mounted on the lower surface, and the module further comprises: a wire for wire bonding the IC and the encapsulated semiconductor element to each other; and a bump on the wire and the bump included in the encapsulated semiconductor element.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; a spacer on the main substrate; and the encapsulated semiconductor element on the spacer, an electrical connection between the IC and the bump included in the encapsulated semiconductor element is achieved by one or plurality of bumps placed in a space formed by the spacer.
- One embodiment of the present invention provides a module characterized in that the module comprises: a circuit board; and the encapsulated semiconductor element, and the circuit board and the encapsulated semiconductor element are electrically connected to each other by soldering the exposed cut surface of the bump of the encapsulated semiconductor element.
- the present invention is characterized in that the invention comprises the steps of: connecting a semiconductor element and an electrode on a substrate by wire bonding using a wire; forming one or plurality of bumps on the electrode and the wire by ball bonding; encapsulating the semiconductor element, the electrode, the wire, and the bump on the substrate by a resin; curing the resin; and dicing the substrate, the electrode, the one or plurality of bumps, and the resin along a dicing line. Furthermore, the present invention is characterized that the invention comprises the step of forming a groove on the substrate and mounting the semiconductor element in the groove.
- the present invention is characterized in that the invention comprises the steps of forming a bump on a wafer by ball bonding; encapsulating the bump on the wafer by a resin; curing the resin; and dicing the wafer, the bump, and the resin along a dicing line.
- an IC and a fine element on a substrate can be efficiently electrically connected to each other.
- the electrode area can be made smaller than that in conventional techniques, and this contributes to reduction of parasitic capacitance.
- the submount is a single-layer substrate in the invention of this application. Accordingly, the submount can be manufactured at a lower cost.
- a fine pattern for electrode formation can be formed. Since the density of the pattern can be increased, the present invention is suitable for high-density application.
- FIG. 1A is a plan view showing a configuration of a submount in a first embodiment of the present invention
- FIG. 1B is a cross-sectional view taken along the cross-section line IB-IB of FIG. 1A ;
- FIG. 2 is a cross-sectional view showing a configuration of a submount in the first embodiment of the present invention
- FIG. 3A is a view showing a step of manufacturing the submount in the first embodiment of the present invention.
- FIG. 3B is a view showing a step of manufacturing the submount in the first embodiment of the present invention.
- FIG. 3C is a view showing a step of manufacturing the submount in the first embodiment of the present invention.
- FIG. 3D is a view showing a step of manufacturing the submount in the first embodiment of the present invention.
- FIG. 4A is a plan view showing a configuration of a module including the submount in the first embodiment of the present invention
- FIG. 4B is a cross-sectional view taken along the cross-section line IVB-IVB of FIG. 4A ;
- FIG. 5A is a plan view showing a configuration of a module including the submount in the first embodiment of the present invention
- FIG. 5B is a cross-sectional view taken along the cross-section line VB-VB of FIG. 5A ;
- FIG. 6A is a plan view showing a configuration of an encapsulated semiconductor element in a second embodiment of the present invention.
- FIG. 6B is a cross-sectional view taken along the cross-section line VIB-VIB of FIG. 6A ;
- FIG. 7A is a view showing a step of manufacturing the encapsulated semiconductor element in the second embodiment of the present invention.
- FIG. 7B is a view showing a step of manufacturing the encapsulated semiconductor element in the second embodiment of the present invention.
- FIG. 7C is a view showing a step of manufacturing the encapsulated semiconductor element in the second embodiment of the present invention.
- FIG. 8A is a plan view showing a configuration of a module including the encapsulated semiconductor element in the second embodiment of the present invention.
- FIG. 8B is a cross-sectional view taken along the cross-section line VIIIB-VIIIB of FIG. 8A ;
- FIG. 9 is a view showing a configuration of a submount in a third embodiment of the present invention.
- FIG. 10 is a view showing a configuration of a submount in a fourth embodiment of the present invention.
- FIG. 11 is a view showing a configuration of an encapsulated semiconductor element in a fifth embodiment of the present invention.
- FIG. 12 is a view showing a configuration of an encapsulated semiconductor element in a sixth embodiment of the present invention.
- FIG. 13A is a plan view showing a configuration of a module in a seventh embodiment of the present invention.
- FIG. 13B is a cross-sectional view taken along the cross-section line XIIIB-XIIIB of FIG. 13A ;
- FIG. 14 is a cross-sectional view showing a configuration of another module in the seventh embodiment of the present invention.
- FIG. 15A is a plan view showing a configuration of a module in an eighth embodiment of the present invention.
- FIG. 15B is a cross-sectional view taken along the cross-section line XVB-XVB of FIG. 15A ;
- FIG. 16A is a plan view showing a configuration of a module in a ninth embodiment of the present invention.
- FIG. 16B is a cross-sectional view taken along the cross-section line XVIB-XVIB of FIG. 16A ;
- FIG. 17A is a plan view showing a configuration of a module in a tenth embodiment of the present invention.
- FIG. 17B is a cross-sectional view taken along the cross-section line XVIIB-XVIIB of FIG. 17A ;
- FIG. 18A is a plan view showing a configuration of a module in an eleventh embodiment of the present invention.
- FIG. 18B is a cross-sectional view taken along the cross-section line XVIIIB-XVIIIB of FIG. 18A ;
- FIG. 19A is a plan view showing a configuration of a module in a twelfth embodiment of the present invention.
- FIG. 19B is a cross-sectional view taken along the cross-section line XIXB-XIXB of FIG. 19A ;
- FIG. 20 is a perspective view showing a configuration of an encapsulated semiconductor element in a thirteenth embodiment of the present invention.
- FIG. 21A is a plan view showing a configuration of a module including the encapsulated semiconductor element in the thirteenth embodiment of the present invention.
- FIG. 21B is a cross-sectional view taken along the cross-section line XXIB-XXIB of FIG. 21A ;
- FIG. 22A is a view showing a step of manufacturing the encapsulated semiconductor element in the thirteenth embodiment of the present invention.
- FIG. 22B is a view showing a step of manufacturing the encapsulated semiconductor element in the thirteenth embodiment of the present invention.
- FIG. 22C is a view showing a step of manufacturing the encapsulated semiconductor element in the thirteenth embodiment of the present invention.
- FIG. 23 is a perspective view showing a configuration of an encapsulated semiconductor element in a fourteenth embodiment of the present invention.
- FIG. 24A is a plan view showing a configuration of a module including the encapsulated semiconductor element in the fourteenth embodiment of the present invention.
- FIG. 24B is a cross-sectional view taken along the cross-section line XXIVB-XXIVB of FIG. 24A ;
- FIG. 25A is a view showing a step of manufacturing the encapsulated semiconductor element in the fourteenth embodiment of the present invention.
- FIG. 25B is a view showing a step of manufacturing the encapsulated semiconductor element in the fourteenth embodiment of the present invention.
- FIG. 25C is a view showing a step of manufacturing the encapsulated semiconductor element in the fourteenth embodiment of the present invention.
- FIG. 26 is a view showing a configuration of a module including a submount of a conventional technique
- FIG. 27A is a view showing a method of wire bonding in the first embodiment of the present invention.
- FIG. 27B is a view showing another method of wire bonding in the first embodiment of the present invention.
- FIG. 28A is a perspective view showing a configuration of a submount in a fifteenth embodiment of the present invention.
- FIG. 28B is a view showing the configuration of the submount in the fifteenth embodiment of the present invention.
- FIG. 28C is a view showing a configuration of another submount in the fifteenth embodiment of the present invention.
- FIG. 29A is a view showing a step of wire bonding in the fifteenth embodiment of the present invention.
- FIG. 29B is a view showing a step of wire bonding in the fifteenth embodiment of the present invention.
- FIG. 29C is a view showing a step of wire bonding in the fifteenth embodiment of the present invention.
- FIG. 29D is a view showing a step of wire bonding in the fifteenth embodiment of the present invention.
- FIG. 30 is a view showing a configuration of a submount in a sixteenth embodiment of the present invention.
- FIG. 1 includes views showing a configuration of a submount of the embodiment.
- FIG. 1A is a plan view of the submount.
- FIG. 1B is a cross-sectional view taken along the cross-section line IB-IB of FIG. 1A .
- an upper portion of FIG. 1A is a plan view in which a resin 108 is not illustrated and a lower portion of FIG. 1A is a plan view in which the resin 108 is illustrated. Note that there are other plan views of this application which are illustrated in a similar way.
- the submount 100 includes a substrate 101 , electrodes 102 , 103 , a semiconductor element 104 , Au wires 105 , and gold bumps 106 , 107 .
- the electrodes 102 , 103 , the semiconductor element 104 , the Au wires 105 , and the gold bumps 106 , 107 are encapsulated on the substrate 101 by the resin 108 .
- a rigid substrate such as a glass epoxy substrate, a paper phenol substrate, a paper epoxy substrate, a glass composite substrate, a Teflon (registered trademark) substrate, an alumina substrate, a silicon interposer substrate, or a LTCC substrate as well as a flexible substrate can be used as the substrate 101 .
- the electrodes are patterned on the substrate.
- the electrode 102 on which the semiconductor element 104 is formed and the multiple electrodes 103 arranged in a straight line on which the gold bumps 107 are formed respectively.
- Cu can be used as an electrode material.
- Cu plated by Ni/Au is used as the electrodes. Note that Ag, Au, and the like can be also used as the electrode material.
- Ni/Pd/Au plating, Ni/B plating, Ni/P plating, Ag plating, Pd/Ni plating, Pd plating, Ti/Pd/Au plating, Ti/Pt/Au plating, Ti/Pd/Cu/Ni/Au plating, and the like can be also used as the plating.
- circuit patterns such as electrodes are formed on a surface of the semiconductor element.
- the semiconductor element 104 of the embodiment is formed on the electrode 102 , it is not necessary to form the semiconductor element on the electrode.
- the semiconductor element can be formed anywhere on the substrate of the submount.
- the semiconductor element 104 and the electrodes 103 are connected by wire bonding using the Au wires 105 .
- types of wire bonding include ball bonding, wedge bonding, and the like, and wires other than the Au wires such as Pt wires, Cu wires, or Al wires can be used as the wires.
- wire bonding can be achieved by performing (1) step of forming the gold bumps 106 of the Au wires 105 on pads of the semiconductor element 104 by a ball bonder (1st bonding), (2) step of connecting the Au wires 105 to the electrodes 103 on the substrate 101 without cutting the Au wires (2nd bonding), and (3) step of forming the gold bumps 107 on the electrodes 103 and the Au wires 105 connected in the 2nd bonding (see FIG. 27A ).
- wire bonding can be achieved by performing (1) step of forming the gold bumps 106 of wires on the pads of the semiconductor element 104 and cutting the wires by the ball bonder, (2) step of forming the gold bumps 107 on the electrodes 103 (1st bonding) and connecting the Au wires 105 to the gold bumps 106 without cutting the Au wires (2nd bonding) (see FIG. 27B ).
- the wire bonding is achieved by using one of these two methods.
- the gold bumps 107 are formed on the electrodes 103 and the Au wires 105 by ball bonding.
- the diameter of each gold bump 107 is 20 ⁇ m to 200 ⁇ m, preferably 40 ⁇ m to 100 ⁇ m.
- the gold bumps 107 have surfaces exposed on a module side surface. These surfaces are exposed due to cut surfaces formed by dicing. A method of manufacturing the submount including dicing and the like is described later.
- the exposed surfaces of the gold bumps 107 function as side surface electrodes of the submount 100 .
- bumps other than the gold bumps such as platinum (Pt) bumps and copper (Cu) bumps can be used as the bumps.
- the resin 108 encapsulates the electrodes 102 , 103 , the semiconductor element 104 , the Au wires 105 , and the gold bumps 106 , 107 on the substrate 101 .
- a silicone resin, an epoxy resin, an acryl resin, or the like which have a thermosetting property or a UV curing property can be used as the resin 108 .
- the resin 108 is provided to mechanically protect the semiconductor element 104 or to protect the semiconductor element 104 from environments such as moisture and heat. Considering the fact that the wire bonding is often performed together with heat treatment, a resin with sufficient hardness even in heating is preferably used as the resin 108 .
- FIG. 2 is a cross-sectional view showing a configuration of another submount of the embodiment.
- FIG. 1 shows a configuration in which the exposed surface of one gold bump 107 is used as each of the side surface electrodes of the submount, as shown in FIG. 2 , exposed surfaces of multiple bumps may be used as each of the side surface electrodes of the submount.
- FIGS. 3A to 3D are views showing steps of manufacturing the submount of the embodiment.
- the semiconductor element 104 and the electrodes 103 are connected by wire bonding using the Au wires 105 ( FIG. 3A ).
- the gold bumps 107 are formed on the electrodes 103 and the Au wires 105 ( FIG. 3B ).
- the resin 108 is applied to encapsulate the electrodes 102 , 103 , the semiconductor element 104 , the Au wires 105 , and the gold bumps 106 , 107 on the substrate 101 .
- the resin 108 is applied onto the substrate 101 ( FIG. 3C ). After the application of the resin, the resin is cured by heating, UV curing, or the like.
- dicing is performed along dicing lines to expose cut surfaces of the gold bumps 107 ( FIG. 3D ).
- the exposed surfaces of the gold bumps 107 function as the side surface electrodes of the submount 100 .
- FIG. 4 shows a configuration of a module including the submount of the embodiment.
- FIG. 4A is a plan view of the module.
- FIG. 4B is a cross-sectional view taken along the cross-section line IVB-IVB of FIG. 4A .
- the module 109 includes a main substrate 110 , an IC 111 , the submount 100 , Au wires 112 , and gold bumps 113 .
- the IC 111 is formed on the main substrate 110 .
- the submount 100 is formed on the main substrate 110 .
- a side surface of the submount 100 on which no gold bumps 107 are provided is bonded to the main substrate 110 by an adhesive or the like.
- the IC 111 and the side surface electrodes (i.e. the exposed cut surfaces of the gold bumps 107 ) of the submount 100 are connected by wire bonding using the Au wires 112 . It is found that the cut surface of the gold bumps 107 exposed by the dicing function as the side surface electrodes of the submount 100 .
- FIG. 5 shows another configuration of a module including the submount of the embodiment.
- FIG. 5A is a plan view of the module.
- FIG. 5B is a cross-sectional view taken along the cross-section line VB-VB of FIG. 5A .
- the module 109 includes the main substrate 110 , the IC 111 , the submount 100 , pattern electrodes 116 on the main substrate 110 , bumps 123 , a spacer 118 , and electrical connections 120 .
- the submount 100 and the IC 111 bonded to the main substrate 110 as in BGA can be electrically connected to each other by the configuration shown in FIG. 5 .
- the submount 100 is formed on the main substrate 110 .
- a side surface of the submount 100 on which the gold bumps 107 are provided is arranged to face downward and is connected to the electrodes 116 via the electrical connections 120 .
- the electrical connections 120 between the gold bumps 107 and the electrodes 116 can be achieved by gold bumps or an electrically-conductive adhesive.
- Electrical connections between the IC 111 and the electrodes 116 are formed by using the bumps 123 such as solder balls or the like.
- the IC 111 and the submount 100 can be electrically connected to each other without forming electrode patterns on a side surface of the submount as in the conventional technique (see FIG. 26 ).
- FIG. 6 includes views showing a configuration of a semiconductor element of the embodiment.
- FIG. 6A is a plan view of the semiconductor element.
- FIG. 6B is a cross-sectional view taken along the cross-section line VIB-VIB of FIG. 6A .
- gold bumps 106 are formed on a surface of the semiconductor element 104 .
- the gold bumps 106 are encapsulated by a resin 108 on the semiconductor element 104 .
- the gold bumps 106 are formed on the semiconductor element 104 by ball bonding.
- the diameter of each gold bump 106 is preferably about 40 ⁇ m to 100 ⁇ m.
- the gold bumps 106 have exposed side surfaces, and these surfaces are exposed due to cut surfaces formed by dicing. A method of manufacturing the encapsulated semiconductor element including dicing and the like is described later.
- the exposed surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element. Note that bumps other than the gold bumps such as platinum (Pt) bumps and copper (Cu) bumps can be used as the bumps.
- a silicone resin, an epoxy resin, an acryl resin, or the like which have a thermosetting property or a UV curing property can be used as the resin 108 .
- the resin 108 is provided to mechanically protect the semiconductor element 104 or to protect the semiconductor element 104 from environments such as moisture and heat. Considering the fact that the wire bonding involves heat treatment, a resin with sufficient hardness even in wire bonding (heating) needs to be used as the resin 108 .
- FIGS. 7A to 7C are views showing steps of manufacturing the encapsulated semiconductor element of the embodiment.
- the gold bumps 106 are formed on surface electrodes of a wafer 114 not subjected to dicing ( FIG. 7A ).
- the resin 108 is applied to encapsulate the gold bumps 106 on the wafer 114 .
- the resin 108 is evenly applied to the wafer 114 ( FIG. 7B ).
- the resin is cured by heating, UV curing, or the like.
- the wafer 114 is diced along dicing lines into individual semiconductor elements 104 . Cut surfaces of the gold bumps 106 are exposed by the dicing ( FIG. 7C ). The exposed surfaces of the gold bumps 106 function as the side surface electrodes of the encapsulated semiconductor element.
- FIG. 8 shows a configuration of a module including the encapsulated semiconductor element of the embodiment.
- FIG. 8A is a plan view of the module.
- FIG. 8B is a cross-sectional view taken along the cross-section line VIIIB-VIIIB of FIG. 8A .
- the module 109 includes a main substrate 110 , an IC 111 , the encapsulated semiconductor element (the semiconductor element 104 including the gold bumps 106 encapsulated by the resin 108 ), Au wires 112 , and gold bumps 113 .
- the IC 111 is formed on the main substrate 110 .
- the encapsulated semiconductor element is formed on the main substrate 110 .
- a side surface of the encapsulate semiconductor element on which no gold bumps 106 are provided is bonded to the main substrate 110 .
- the IC 111 and the side surface electrodes (i.e. the exposed cut surfaces of the gold bumps 106 ) of the encapsulated semiconductor element are connected by wire bonding using the Au wires 112 . It is found that the cut surface of the gold bumps 106 exposed by the dicing function as the side surface electrodes of the encapsulated semiconductor element.
- types of wire bonding include ball bonding, wedge bonding, and the like, and wires other than the Au wires such as Pt wires, Cu wires, or Al wires can be used as the wires.
- FIG. 9 is a view showing a configuration of a submount of the embodiment.
- a resin 108 can be applied in such a way that gold bumps 107 are covered.
- the submount 100 of the embodiment is different from that of [First Embodiment] in that the resin 108 is not applied over an entire substrate 101 . Since constitutional elements other than the resin 108 is the same as those of [First Embodiment], description thereof is omitted.
- the semiconductor element 104 is not damaged in the curing of the resin. Moreover, the amount of resin to be applied can be reduced. Note that stress due to resin curing or expansion and shrinkage of the resin caused by temperature fluctuations or the like may damage the semiconductor element.
- the submount 100 of the embodiment is manufactured by forming the gold bumps 107 on electrodes 103 , applying the resin 108 in such a way that the gold bumps 107 are covered, curing the applied resin 108 by heating, UV curing, or the like, and then performing dicing in such a way that cut surfaces of the gold bumps 107 are exposed.
- the resin 108 has hardness sufficient to withstand the force of wire bonding.
- FIG. 10 is a view showing a configuration of a submount of the embodiment. As shown in FIG. 10 , it is possible to apply a resin 108 in such a way that gold bumps 107 are covered, and to apply another resin 115 on a substrate 101 .
- the submount 100 of the embodiment is different from that of [Third Embodiment] in that the submount 100 further includes the resin 115 . Since constitutional elements other than the resin 115 are the same as those of [Third Embodiment], description thereof is omitted.
- the submount 100 of the embodiment is manufactured by forming the gold bumps 107 on electrodes 103 , applying the resin 108 in such away that the gold bumps 107 are covered, applying the resin 115 on the substrate 101 , curing the applied resin 115 by heating, UV curing, or the like, and then performing dicing in such a way that cut surfaces of the gold bumps 107 are exposed.
- the resin 108 has hardness sufficient to withstand force of wire bonding
- the resin 115 has hardness lower than that of the resin 108 .
- the semiconductor element 104 may be damaged. However, in the embodiment, since the gold bumps 107 are protected by the hard resin 108 while the semiconductor element 104 is protected by the soft resin 115 , the semiconductor element 104 can be prevented from being damaged.
- FIG. 11 is a view showing a configuration of an encapsulated semiconductor element of the embodiment.
- a resin 108 can applied only to portions around gold bumps 106 on the semiconductor element 104 . Since, the embodiment is the same as [Second Embodiment] other than the configuration that the resin 108 is applied only to the portions around the gold bumps 106 , description is omitted.
- the resin 108 is selectively applied. Selectively applying the resin can reduce portions of the semiconductor element covered with the resin.
- the embodiment is effective in a case where the semiconductor element is negatively affected by the resin covering the semiconductor element.
- the encapsulated semiconductor element of the embodiment is manufactured by forming the gold bumps 106 on a wafer, applying the resin 108 on the wafer in such a way that the gold bumps 106 are covered, curing the applied resin 108 by heating, UV curing, or the like, and dicing the wafer into individual semiconductor elements 104 in such a way that cut surfaces of the gold bumps 106 are exposed.
- the resin 108 has hardness sufficient to withstand force of wire bonding.
- FIG. 12 is a view showing a configuration of an encapsulated semiconductor element of the embodiment. As shown in FIG. 12 , it is possible to apply a resin 108 about gold bumps 106 and further apply another resin 115 on the semiconductor element 104 .
- the semiconductor element of the embodiment is different from that of [Fifth Embodiment] in that the semiconductor element further includes the resin 115 .
- the semiconductor element of the embodiment is manufactured by forming the gold bumps 106 on a wafer, applying the resin 108 on the wafer about the gold bumps 106 in such a way that the gold bumps 106 are covered, applying the resin 115 on the wafer, curing the applied resin 115 by heating, UV curing, or the like, and dicing the wafer into individual semiconductor elements 104 in such a way that cut surfaces of the gold bumps 106 are exposed.
- the resin 108 has hardness sufficient to withstand the force of wire bonding
- the resin 115 has hardness lower than that of the resin 108 .
- the semiconductor element 104 may be damaged. However, in the embodiment, since the gold bumps 106 are protected by the hard resin 108 while the semiconductor element 104 is protected by the soft resin 115 , the semiconductor element 104 can be prevented from being damaged. Note that stress due to resin curing or expansion and shrinkage of the resin caused by temperature fluctuations or the like may damage the semiconductor element.
- FIG. 13A is a plan view showing a configuration of the module of the embodiment
- FIG. 13B is a cross-sectional view taken along the cross-section line XIIIB-XIIIB of FIG. 13A
- the module 109 of the embodiment includes a main substrate 110 , electrodes 116 on the main substrate 110 , an IC 111 on the main substrate 110 , a submount 100 on the main substrate 110 , Au wires 112 connecting the IC 111 and the submount 100 , and gold bumps 113 on the IC 111 .
- the submount 100 is mounted on the electrodes 116 .
- gold bumps 107 of the submount 100 and the electrodes 116 are bonded to one another with an electrically-conductive adhesive and are thus electrically connected to one another.
- electrical connections are achieved by bonding the gold bumps 107 and the electrodes 116 to one another with the electrically-conductive adhesive.
- FIG. 14 is a cross-sectional view showing a configuration of another module of the embodiment. As shown in FIG. 14 , electrical connections may be achieved by inserting a spacer 118 between the submount 100 and the electrodes 116 and providing bumps 123 in a space formed by the spacer 118 .
- FIG. 15A is a plan view showing a configuration of a module of the embodiment
- FIG. 15B is a cross-sectional view taken along the cross-section line XVB-XVB of FIG. 15A
- the module 109 of the embodiment includes a main substrate 110 , electrodes 116 on the main substrate 110 , an IC 111 on the main substrate 110 , a submount 100 on the main substrate 110 , Au wires 112 connecting the IC 111 and the submount 100 , and gold bumps 113 on the IC 111 .
- a step is formed in the main substrate 110 by spot-facing, and an element mounting surface of the main substrate 110 has an upper surface and a lower surface.
- the IC 111 is mounted on the upper surface of the main substrate 110
- the submount 100 is mounted on the lower surface of the main substrate 110 .
- the gold bumps 113 are provided on an IC substrate to connect the IC 111 and the submount 100 by using the Au wires 112 .
- wiring of the Au wires 112 between the gold bumps 113 and the gold bumps 107 is short, and the inductance can be suppressed. Accordingly, it is possible to achieve high-speed lines in the module of the embodiment.
- FIG. 16A is a plan view showing a configuration of a module of the embodiment
- FIG. 16B is a cross-sectional view taken along the cross-section line XVIB-XVIB of FIG. 16A
- the module 109 of the embodiment includes a main substrate 110 , electrodes 116 on the main substrate 110 , an IC 111 on the main substrate 110 , a spacer 118 on the IC 111 , a submount 100 on the spacer 118 , and gold bumps 113 , 117 .
- the gold bumps 117 are in contact with exposed cut surfaces of gold bumps 107 included in the submount 100 .
- the spacer 118 is installed between the IC 111 and the submount 100 .
- the gold bumps 113 on the IC 111 and the gold bumps 117 come into contact with one another in a space formed by the spacer 118 .
- the IC 111 and the submount 100 can be electrically connected to each other by this configuration.
- each of the electrical connections between the IC 111 and the submount 100 is achieved by placing two gold bumps in a space formed by the spacer
- the number of gold bumps placed in the space formed by the spacer to achieve the electrical connection may be any number of one or more.
- the spacer is provided in such a way that the submount 100 and Au wires 112 subjected to wiring and extending out from pads do not come into contact with each other, and electrical connection is achieved by using any number of gold bumps provided in the space formed by the spacer.
- FIG. 17A is a plan view showing a configuration of the module of the embodiment
- FIG. 17B is a cross-sectional view taken along the cross-section line XVIIB-XVIIB of FIG. 17A
- the module 109 of the embodiment includes a main substrate 110 , electrodes 116 on the main substrate 110 , an IC 111 on the main substrate 110 , the encapsulated semiconductor element on the main substrate 110 , Au wires 112 connecting the IC 111 and the encapsulated semiconductor elements to each other, and gold bumps 113 on the IC 111 .
- the encapsulated semiconductor element is mounted on the electrodes 116 .
- the electrodes 116 and gold bumps 106 of the encapsulated semiconductor element are bonded to one another by an electrically-conductive adhesive and are thus electrically connected to one another.
- the electrical connection is achieved by bonding the gold bumps 106 and the electrodes 116 to one another with the electrically-conductive adhesive.
- the electrical connection may be achieved by inserting a spacer between the encapsulated semiconductor and the electrodes 116 and providing bumps in a space formed by the spacer 118 .
- FIG. 18A is a plan view showing a configuration of a module of the embodiment
- FIG. 18B is a cross-sectional view taken along the cross-section line XVIIIB-XVIIIB of FIG. 18A
- the module 109 of the embodiment includes a main substrate 110 , electrodes 116 on the main substrate 110 , an IC 111 on the main substrate 110 , an encapsulated semiconductor element on the main substrate 110 , Au wires 112 connecting the IC 111 and the encapsulated semiconductor element to each other, and gold bumps 113 on the IC 111 .
- a step is formed in the main substrate 110 by spot-facing, and an element mounting surface of the main substrate 110 has an upper surface and a lower surface.
- the IC 111 is mounted on the upper surface of the main substrate 110
- the encapsulated semiconductor element is mounted on the lower surface of the main substrate 110 .
- the gold bumps 113 are provided on the IC 111 to connect the IC 111 and the encapsulated semiconductor element to each other by using the Au wires 112 . Since exposed cut surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element, the IC 111 and the encapsulated semiconductor element can be electrically connected to each other.
- FIG. 19A is a plan view showing a configuration of a module of the embodiment
- FIG. 19B is a cross-sectional view taken along the cross-section line XIXB-XIXB of FIG. 19A
- the module 109 of the embodiment includes a main substrate 110 , electrodes 116 on the main substrate 110 , an IC 111 on the main substrate 110 , a spacer 118 on the main substrate 110 , an encapsulated semiconductor element on the spacer 118 , gold bumps 113 on the IC 111 , and gold bumps 117 .
- the spacer 118 is installed between the main substrate 110 and the encapsulated semiconductor element, and the module 109 thereby has a space between the IC 111 and the encapsulated semiconductor element.
- the gold bumps 113 on the IC 111 and the gold bumps 117 are configured to come into contact with one another in the space formed by the spacer 118 .
- the IC 111 and the encapsulated semiconductor element can be electrically connected to each other by this configuration.
- each of the electrical connections between the IC 111 and the encapsulated semiconductor element is achieved by employing a configuration in which two gold bumps are placed in a space formed by the spacer
- the number of gold bumps placed in the space formed by the spacer to achieve the electrical connection may be any number of one or more.
- FIG. 20 is a perspective view showing a configuration of an encapsulated semiconductor element of the embodiment.
- the encapsulated semiconductor element of the embodiment includes a semiconductor element 104 , multiple gold bumps 106 on the semiconductor element 104 , and a resin 108 encapsulating the multiple gold bumps 106 on the semiconductor element 104 .
- FIG. 21A is a plan view of a module including the encapsulated semiconductor element of the embodiment
- FIG. 21B is a cross-sectional view taken along the cross-section line XXIB-XXIB of FIG. 21A
- the encapsulated semiconductor element of the embodiment can be mounted on a circuit board 122 by using solder 121 like a CSP (Chip Size Package).
- An electrically-conductive adhesive can be used instead of the solder 121 .
- FIGS. 22A to 22C show steps of manufacturing the encapsulated semiconductor element of the embodiment.
- the multiple gold bumps 106 are formed on surface electrodes of a wafer 114 not subjected to dicing ( FIG. 22A ). As shown in FIG. 22A , the gold bumps 106 are formed to be arranged in straight lines along an x-axis direction and a y-axis direction.
- the resin 108 is applied to encapsulate the gold bumps 106 on the wafer 114 .
- the resin 108 is evenly applied to the wafer 114 ( FIG. 22B ).
- the resin is cured by heating, UV curing, or the like.
- the wafer is diced along dicing lines into individual semiconductor elements 104 . Cut surfaces of the gold bumps 106 are exposed by the dicing ( FIG. 22C ). The exposed surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element.
- the encapsulated semiconductor element shown in FIG. 22C has 16 side surface electrodes and the 16 side surface electrodes are linearly arranged in the x direction or the y direction.
- FIG. 23 is a perspective view showing a configuration of an encapsulated semiconductor element of the embodiment.
- the encapsulated semiconductor element of the embodiment includes a semiconductor element 104 , multiple gold bumps 106 on the semiconductor element 104 , and a resin 108 encapsulating the multiple gold bumps 106 on the semiconductor element 104 .
- FIG. 24A is a plan view of a module including the encapsulated semiconductor element of the embodiment
- FIG. 24B is a cross-sectional view taken along the cross-section line XXIVB-XXIVB of FIG. 24A
- the encapsulated semiconductor element of the embodiment can be mounted on a circuit board 122 by using solder 121 like a CSP (Chip Size Package).
- An electrically-conductive adhesive can be used instead of the solder.
- the encapsulated semiconductor element of the embodiment can be mounted on the main substrate in which a step is formed by spot-facing and an element mounting surface has an upper surface and a lower surface.
- the IC is mounted on the upper surface of the main substrate, and the encapsulated semiconductor element is mounted on the lower surface of the main substrate.
- One side surface of the encapsulated semiconductor element is fixed to the lower surface of the main substrate by a non-electrically-conductive adhesive, solder, an electrically-conductive adhesive, or the like.
- the IC and cut surfaces of the gold bumps exposed on another side surface of the encapsulated semiconductor element are connected by wires.
- FIGS. 25A to 25C are views showing steps of manufacturing the encapsulated semiconductor element of the embodiment.
- the multiple gold bumps 106 are formed on surface electrodes of a wafer 114 not subjected to dicing ( FIG. 25A ). As shown in FIG. 25A , the gold bumps 106 are formed to be arranged in straight lines along a y-axis direction.
- the resin 108 is applied to encapsulate the gold bumps 106 on the wafer 114 .
- the resin 108 is evenly applied to the wafer 114 ( FIG. 25B ).
- the resin is cured by heating, UV curing, or the like.
- the wafer 114 is diced along dicing lines into individual semiconductor elements 104 . Cut surfaces of the gold bumps 106 are exposed by the dicing ( FIG. 25C ). The exposed surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element.
- the encapsulated semiconductor element shown in FIG. 25C has 12 side surface electrodes, and the 12 side surface electrodes are linearly arranged in the y direction.
- FIGS. 28A and 28B are views showing a configuration of a submount of the embodiment.
- the submount 200 of the embodiment includes a substrate 201 , electrodes 203 , a semiconductor element 204 , Au wires 205 , and gold bumps 206 and 207 .
- the submount 200 of the embodiment is different from the submount of [Third Embodiment] of FIG. 9 in that a groove 213 is provided in the substrate 201 and the semiconductor element 204 is mounted in the groove 213 .
- Constitutional elements other than the point that the groove 213 is formed and the point that the semiconductor element 204 is directly mounted on the substrate 201 are the same as those of [Third Embodiment]. Accordingly, description thereof is omitted.
- the groove 213 of the embodiment is formed linearly in an arrangement direction of the gold bumps 207 arranged on a surface of the substrate 201 which faces forward in a y-axis direction, i.e. in an X direction of FIG. 28A .
- FIG. 28C is a view showing a configuration of another submount of the embodiment.
- a rectangular recess-shaped groove 214 having a longitudinal direction that is the same as the longitudinal direction (X direction) of the groove 213 of FIG. 28A is formed on the substrate 201 .
- the semiconductor element 204 is mounted in the recess-shaped groove 214 .
- FIGS. 29A to 29D are views showing an example of a method of wire bonding in the embodiment.
- a method of wire bonding in the embodiment is shown below as an example.
- FIG. 29A shows the substrate 201 before the wire bonding of the embodiment.
- a first step spot-facing (cutting) is performed on the substrate 201 to form the groove 213 ( FIG. 29B ).
- the semiconductor element 204 is mounted in the groove 213 ( FIG. 29C ).
- the gold bumps 206 of the Au wires 205 are formed on pads of the semiconductor element 204 with a ball bonder, and the Au wires 205 are connected from the semiconductor element 204 to the electrodes 203 on the substrate 201 ( FIG. 29C ).
- the gold bumps 207 are formed on the electrodes 203 and the Au wires 205 connected in the third step with the ball bonder ( FIG. 29D ).
- the wire bonding can be performed in the steps described above.
- the submount 200 of the embodiment is manufactured as follows. First, the gold bumps 207 are formed on the electrodes 203 by the aforementioned wire bonding method in the embodiment. After the gold bumps 207 are formed on the electrodes 203 , a resin 208 is applied in such a way that the gold bumps 207 are covered. Then, the applied resin 208 is cured by heating, UV curing, or the like. Thereafter, dicing is performed in such a way that cut surfaces of the gold bumps 207 are exposed. Here, the resin 208 has hardness sufficient to withstand the force of wire bonding. Note that the wire bonding method in the embodiment can be applied to the other embodiments described above.
- the semiconductor element 204 can be prevented from being damaged during resin curing. Moreover, the amount of resin to be applied can be reduced. Note that stress due to resin curing or expansion and shrinkage of the resin caused by temperature fluctuations or the like may damage the semiconductor element.
- mounting the semiconductor element 204 in the groove 213 on the substrate 201 can reduce the distance between the semiconductor element 204 and the surface of the substrate 201 compared to that in a submount in which no spot-facing portion is formed in the substrate 201 .
- the length of wire bonding is thus reduced and lines of higher speed can be achieved.
- FIG. 30 is a view showing a configuration of a submount of the embodiment. As shown in FIG. 30 , it is possible to apply a resin 208 in such a way that gold bumps 207 are covered, and then apply another resin 215 on a substrate 201 .
- the submount 300 of the embodiment is different from the submount of [Fifteenth Embodiment] in that the submount 300 further includes the resin 215 . Since constitutional elements other than the resin 215 are the same as those of [Fifteenth Embodiment], description thereof is omitted.
- the submount 300 of the embodiment is manufactured as follows. First, the gold bumps 207 are formed on electrodes 203 by the wire bonding method of the fifteenth embodiment. After the gold bumps 207 are formed on the electrodes 203 , the resin 208 is applied in such a way that the gold bumps 207 are covered. After the application of the resin 208 , the resin 215 is applied onto the substrate 201 . Then, the applied resin 215 is cured by heating, UV curing, or the like. Thereafter, dicing is performed in such a way that cut surfaces of the gold bumps 207 are exposed. Here, the resin 208 has hardness sufficient to withstand the force of wire bonding, and the resin 215 has hardness lower than that of the resin 208 .
- the semiconductor element 204 may be damaged. However, in the embodiment, since the gold bumps 207 are protected by the hard resin 208 while the semiconductor element 204 is protected by the soft resin 215 , the semiconductor element 204 can be prevented from being damaged.
- a drive IC or an optical element such as a laser diode are examples of the semiconductor element in all of the embodiments described above.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Wire Bonding (AREA)
- Led Device Packages (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
- The present invention relates to a submount, an encapsulated semiconductor element, and methods for manufacturing the same.
- Conventionally, in some semiconductor modules in which submounts are packaged, electrodes are formed not only on an element mounting surface of the submount but also on a side surface portion of the submount.
- Examples of conventional techniques include a module like one shown in
FIG. 26 . Thismodule 109 includes amain substrate 110, anIC 111 on themain substrate 110, and asubmount 100 on themain substrate 110. Thesubmount 100 includes asemiconductor element 104 on an element mounting surface. - In the module shown in
FIG. 26 , a through-hole electrode and an element mounting electrode are formed as anelectrode 102 in thesubmount 100. An electrical connection between theIC 111 and thesemiconductor element 104 is achieved by connecting theIC 111 and theelectrode 102 by anAU wire 112. - However, in the module shown in
FIG. 26 , theelectrode 102 is formed over two surfaces of asubstrate 101 and an electrode area is large. Accordingly, a parasitic capacitance is large. Furthermore, the module shown inFIG. 26 also includes a through-hole land portion and inevitably has a large pitch, so that there is a problem that a high-density submount cannot be manufactured. -
- PTL 1: Japanese Patent Laid-Open No. H09-051053 (1997)
- The present invention has been made in view of the problems described above. An object of the present invention is to provide a high-density submount which has small parasitic capacitance and which does not require formation of a new electrode on a side surface of the submount when electrically connecting an IC and the submount to each other on a substrate.
- Moreover, another object of the present invention is to provide an encapsulated semiconductor element which does not require formation of a new electrode on a side surface of the encapsulated semiconductor element when electrically connecting an IC and the encapsulated semiconductor element to each other on a substrate.
- The present invention provides a submount characterized in that the submount comprises: a substrate; an electrode on the substrate; a semiconductor element on the substrate; a wire connecting the semiconductor element and the electrode to each other; and one or plurality of bumps on the electrode and the wire, the electrode, the semiconductor element, the wire, and the one or plurality of bumps are encapsulated on the substrate by a resin, the one or plurality of bumps have a cut surface, the cut surface is exposed on a surface of the submount, and the cut surface is an electrode of the submount.
- The present invention provides a submount characterized in that the submount comprises: a substrate; an electrode on the substrate; a semiconductor element on the substrate; a wire connecting the semiconductor element and the electrode to each other; and a bump on the electrode and the wire, the bump is encapsulated by a first resin which is locally applied on the substrate, the bump has an exposed cut surface, and the exposed cut surface is an electrode of the submount.
- In one embodiment of the present invention, the submount is characterized in that the submount further comprises a second resin encapsulating the electrode, the semiconductor element, the wire, the bump, and the first resin, and the first resin is harder than the second resin. Furthermore, in one embodiment of the present invention, the submount is characterized in that a groove is formed on the substrate and the semiconductor element is mounted in the groove.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; an electrode on the main substrate; a wire connecting the IC and the electrode to each other; and the submount on the electrode on the main substrate, and the exposed cut surface of the bump of the submount and the electrode on the main substrate are bonded to each other by an electrically-conductive adhesive.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; and the submount on the main substrate, the main substrate has an upper surface and a lower surface as element mounting surfaces, the IC is mounted on the upper surface and the submount is mounted on the lower surface, and the module further comprises a wire for wire bonding the IC and the submount to each other.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; a spacer on the IC; and the submount on the spacer, and an electrical connection between the IC and the one or plurality of bumps included in the submount is achieved by one or plurality of bumps placed in a space formed by the spacer.
- The present invention provides an encapsulated semiconductor element characterized in that the encapsulated semiconductor element comprises: a semiconductor element; and a bump on the semiconductor element, the bump is encapsulated on the semiconductor element by a resin, the bump has an exposed cut surface, and the exposed cut surface is an electrode of the encapsulated semiconductor element.
- The present invention provides an encapsulated semiconductor element characterized in that the encapsulated semiconductor element comprises: a semiconductor element; and a bump on the semiconductor element, the bump is encapsulated by a first resin applied only to a portion around the bump on the semiconductor element, the bump has an exposed cut surface, and the exposed cut surface is an electrode of the encapsulated semiconductor element.
- In one embodiment of the present invention, the encapsulated semiconductor element is characterized in that the encapsulated semiconductor element further comprises a second resin encapsulating the semiconductor element, the bump, and the first resin, and the first resin is harder than the second resin.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; an electrode on the main substrate; a wire connecting the IC and the electrode to each other; and the encapsulated semiconductor element on the electrode on the main substrate, and the exposed cut surface of the bump of the encapsulated semiconductor element and the electrode on the main substrate are bonded to each other by an electrically-conductive adhesive.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; and the encapsulated semiconductor element on the main substrate, the main substrate has an upper surface and a lower surface as element mounting surfaces, the IC is mounted on the upper surface and the encapsulated semiconductor element is mounted on the lower surface, and the module further comprises: a wire for wire bonding the IC and the encapsulated semiconductor element to each other; and a bump on the wire and the bump included in the encapsulated semiconductor element.
- One embodiment of the present invention provides a module characterized in that the module comprises: a main substrate; an IC on the main substrate; a spacer on the main substrate; and the encapsulated semiconductor element on the spacer, an electrical connection between the IC and the bump included in the encapsulated semiconductor element is achieved by one or plurality of bumps placed in a space formed by the spacer.
- One embodiment of the present invention provides a module characterized in that the module comprises: a circuit board; and the encapsulated semiconductor element, and the circuit board and the encapsulated semiconductor element are electrically connected to each other by soldering the exposed cut surface of the bump of the encapsulated semiconductor element.
- The present invention is characterized in that the invention comprises the steps of: connecting a semiconductor element and an electrode on a substrate by wire bonding using a wire; forming one or plurality of bumps on the electrode and the wire by ball bonding; encapsulating the semiconductor element, the electrode, the wire, and the bump on the substrate by a resin; curing the resin; and dicing the substrate, the electrode, the one or plurality of bumps, and the resin along a dicing line. Furthermore, the present invention is characterized that the invention comprises the step of forming a groove on the substrate and mounting the semiconductor element in the groove.
- The present invention is characterized in that the invention comprises the steps of forming a bump on a wafer by ball bonding; encapsulating the bump on the wafer by a resin; curing the resin; and dicing the wafer, the bump, and the resin along a dicing line.
- According to the present invention, an IC and a fine element on a substrate can be efficiently electrically connected to each other.
- Specifically, in the electrode of the submount in the present invention, the electrode area can be made smaller than that in conventional techniques, and this contributes to reduction of parasitic capacitance.
- Moreover, although the conventional submount described above is a two-layer substrate, the submount is a single-layer substrate in the invention of this application. Accordingly, the submount can be manufactured at a lower cost.
- Furthermore, in the electrode of the submount in the present invention, a fine pattern for electrode formation can be formed. Since the density of the pattern can be increased, the present invention is suitable for high-density application.
-
FIG. 1A is a plan view showing a configuration of a submount in a first embodiment of the present invention; -
FIG. 1B is a cross-sectional view taken along the cross-section line IB-IB ofFIG. 1A ; -
FIG. 2 is a cross-sectional view showing a configuration of a submount in the first embodiment of the present invention; -
FIG. 3A is a view showing a step of manufacturing the submount in the first embodiment of the present invention; -
FIG. 3B is a view showing a step of manufacturing the submount in the first embodiment of the present invention; -
FIG. 3C is a view showing a step of manufacturing the submount in the first embodiment of the present invention; -
FIG. 3D is a view showing a step of manufacturing the submount in the first embodiment of the present invention; -
FIG. 4A is a plan view showing a configuration of a module including the submount in the first embodiment of the present invention; -
FIG. 4B is a cross-sectional view taken along the cross-section line IVB-IVB ofFIG. 4A ; -
FIG. 5A is a plan view showing a configuration of a module including the submount in the first embodiment of the present invention; -
FIG. 5B is a cross-sectional view taken along the cross-section line VB-VB ofFIG. 5A ; -
FIG. 6A is a plan view showing a configuration of an encapsulated semiconductor element in a second embodiment of the present invention; -
FIG. 6B is a cross-sectional view taken along the cross-section line VIB-VIB ofFIG. 6A ; -
FIG. 7A is a view showing a step of manufacturing the encapsulated semiconductor element in the second embodiment of the present invention; -
FIG. 7B is a view showing a step of manufacturing the encapsulated semiconductor element in the second embodiment of the present invention; -
FIG. 7C is a view showing a step of manufacturing the encapsulated semiconductor element in the second embodiment of the present invention; -
FIG. 8A is a plan view showing a configuration of a module including the encapsulated semiconductor element in the second embodiment of the present invention; -
FIG. 8B is a cross-sectional view taken along the cross-section line VIIIB-VIIIB ofFIG. 8A ; -
FIG. 9 is a view showing a configuration of a submount in a third embodiment of the present invention; -
FIG. 10 is a view showing a configuration of a submount in a fourth embodiment of the present invention; -
FIG. 11 is a view showing a configuration of an encapsulated semiconductor element in a fifth embodiment of the present invention; -
FIG. 12 is a view showing a configuration of an encapsulated semiconductor element in a sixth embodiment of the present invention; -
FIG. 13A is a plan view showing a configuration of a module in a seventh embodiment of the present invention. -
FIG. 13B is a cross-sectional view taken along the cross-section line XIIIB-XIIIB ofFIG. 13A ; -
FIG. 14 is a cross-sectional view showing a configuration of another module in the seventh embodiment of the present invention; -
FIG. 15A is a plan view showing a configuration of a module in an eighth embodiment of the present invention. -
FIG. 15B is a cross-sectional view taken along the cross-section line XVB-XVB ofFIG. 15A ; -
FIG. 16A is a plan view showing a configuration of a module in a ninth embodiment of the present invention. -
FIG. 16B is a cross-sectional view taken along the cross-section line XVIB-XVIB ofFIG. 16A ; -
FIG. 17A is a plan view showing a configuration of a module in a tenth embodiment of the present invention. -
FIG. 17B is a cross-sectional view taken along the cross-section line XVIIB-XVIIB ofFIG. 17A ; -
FIG. 18A is a plan view showing a configuration of a module in an eleventh embodiment of the present invention; -
FIG. 18B is a cross-sectional view taken along the cross-section line XVIIIB-XVIIIB ofFIG. 18A ; -
FIG. 19A is a plan view showing a configuration of a module in a twelfth embodiment of the present invention. -
FIG. 19B is a cross-sectional view taken along the cross-section line XIXB-XIXB ofFIG. 19A ; -
FIG. 20 is a perspective view showing a configuration of an encapsulated semiconductor element in a thirteenth embodiment of the present invention; -
FIG. 21A is a plan view showing a configuration of a module including the encapsulated semiconductor element in the thirteenth embodiment of the present invention; -
FIG. 21B is a cross-sectional view taken along the cross-section line XXIB-XXIB ofFIG. 21A ; -
FIG. 22A is a view showing a step of manufacturing the encapsulated semiconductor element in the thirteenth embodiment of the present invention; -
FIG. 22B is a view showing a step of manufacturing the encapsulated semiconductor element in the thirteenth embodiment of the present invention; -
FIG. 22C is a view showing a step of manufacturing the encapsulated semiconductor element in the thirteenth embodiment of the present invention; -
FIG. 23 is a perspective view showing a configuration of an encapsulated semiconductor element in a fourteenth embodiment of the present invention; -
FIG. 24A is a plan view showing a configuration of a module including the encapsulated semiconductor element in the fourteenth embodiment of the present invention; -
FIG. 24B is a cross-sectional view taken along the cross-section line XXIVB-XXIVB ofFIG. 24A ; -
FIG. 25A is a view showing a step of manufacturing the encapsulated semiconductor element in the fourteenth embodiment of the present invention; -
FIG. 25B is a view showing a step of manufacturing the encapsulated semiconductor element in the fourteenth embodiment of the present invention; -
FIG. 25C is a view showing a step of manufacturing the encapsulated semiconductor element in the fourteenth embodiment of the present invention; -
FIG. 26 is a view showing a configuration of a module including a submount of a conventional technique; -
FIG. 27A is a view showing a method of wire bonding in the first embodiment of the present invention; -
FIG. 27B is a view showing another method of wire bonding in the first embodiment of the present invention; -
FIG. 28A is a perspective view showing a configuration of a submount in a fifteenth embodiment of the present invention; -
FIG. 28B is a view showing the configuration of the submount in the fifteenth embodiment of the present invention; -
FIG. 28C is a view showing a configuration of another submount in the fifteenth embodiment of the present invention; -
FIG. 29A is a view showing a step of wire bonding in the fifteenth embodiment of the present invention; -
FIG. 29B is a view showing a step of wire bonding in the fifteenth embodiment of the present invention; -
FIG. 29C is a view showing a step of wire bonding in the fifteenth embodiment of the present invention; -
FIG. 29D is a view showing a step of wire bonding in the fifteenth embodiment of the present invention; and -
FIG. 30 is a view showing a configuration of a submount in a sixteenth embodiment of the present invention. - Embodiments of the present invention are described below with reference to the drawings.
-
FIG. 1 includes views showing a configuration of a submount of the embodiment.FIG. 1A is a plan view of the submount.FIG. 1B is a cross-sectional view taken along the cross-section line IB-IB ofFIG. 1A . For the sake of description, an upper portion ofFIG. 1A is a plan view in which aresin 108 is not illustrated and a lower portion ofFIG. 1A is a plan view in which theresin 108 is illustrated. Note that there are other plan views of this application which are illustrated in a similar way. - As shown in
FIG. 1 , thesubmount 100 includes asubstrate 101,electrodes semiconductor element 104,Au wires 105, andgold bumps electrodes semiconductor element 104, theAu wires 105, and the gold bumps 106, 107 are encapsulated on thesubstrate 101 by theresin 108. - A rigid substrate such as a glass epoxy substrate, a paper phenol substrate, a paper epoxy substrate, a glass composite substrate, a Teflon (registered trademark) substrate, an alumina substrate, a silicon interposer substrate, or a LTCC substrate as well as a flexible substrate can be used as the
substrate 101. - The electrodes are patterned on the substrate. In the embodiment, as shown in
FIG. 1 , there are patterned theelectrode 102 on which thesemiconductor element 104 is formed and themultiple electrodes 103 arranged in a straight line on which the gold bumps 107 are formed respectively. Cu can be used as an electrode material. Cu plated by Ni/Au is used as the electrodes. Note that Ag, Au, and the like can be also used as the electrode material. Moreover, Ni/Pd/Au plating, Ni/B plating, Ni/P plating, Ag plating, Pd/Ni plating, Pd plating, Ti/Pd/Au plating, Ti/Pt/Au plating, Ti/Pd/Cu/Ni/Au plating, and the like can be also used as the plating. - As shown in
FIG. 1A , circuit patterns such as electrodes are formed on a surface of the semiconductor element. Although thesemiconductor element 104 of the embodiment is formed on theelectrode 102, it is not necessary to form the semiconductor element on the electrode. The semiconductor element can be formed anywhere on the substrate of the submount. - The
semiconductor element 104 and theelectrodes 103 are connected by wire bonding using theAu wires 105. Note that types of wire bonding include ball bonding, wedge bonding, and the like, and wires other than the Au wires such as Pt wires, Cu wires, or Al wires can be used as the wires. - Examples of a method of wire bonding are shown in
FIGS. 27A and 27B . For example, wire bonding can be achieved by performing (1) step of forming the gold bumps 106 of theAu wires 105 on pads of thesemiconductor element 104 by a ball bonder (1st bonding), (2) step of connecting theAu wires 105 to theelectrodes 103 on thesubstrate 101 without cutting the Au wires (2nd bonding), and (3) step of forming the gold bumps 107 on theelectrodes 103 and theAu wires 105 connected in the 2nd bonding (seeFIG. 27A ). - In another example, wire bonding can be achieved by performing (1) step of forming the gold bumps 106 of wires on the pads of the
semiconductor element 104 and cutting the wires by the ball bonder, (2) step of forming the gold bumps 107 on the electrodes 103 (1st bonding) and connecting theAu wires 105 to the gold bumps 106 without cutting the Au wires (2nd bonding) (seeFIG. 27B ). In the embodiment, the wire bonding is achieved by using one of these two methods. - The gold bumps 107 are formed on the
electrodes 103 and theAu wires 105 by ball bonding. The diameter of eachgold bump 107 is 20 μm to 200 μm, preferably 40 μm to 100 μm. As shown inFIG. 1B , the gold bumps 107 have surfaces exposed on a module side surface. These surfaces are exposed due to cut surfaces formed by dicing. A method of manufacturing the submount including dicing and the like is described later. The exposed surfaces of the gold bumps 107 function as side surface electrodes of thesubmount 100. Note that bumps other than the gold bumps such as platinum (Pt) bumps and copper (Cu) bumps can be used as the bumps. - The
resin 108 encapsulates theelectrodes semiconductor element 104, theAu wires 105, and the gold bumps 106, 107 on thesubstrate 101. A silicone resin, an epoxy resin, an acryl resin, or the like which have a thermosetting property or a UV curing property can be used as theresin 108. Theresin 108 is provided to mechanically protect thesemiconductor element 104 or to protect thesemiconductor element 104 from environments such as moisture and heat. Considering the fact that the wire bonding is often performed together with heat treatment, a resin with sufficient hardness even in heating is preferably used as theresin 108. -
FIG. 2 is a cross-sectional view showing a configuration of another submount of the embodiment. AlthoughFIG. 1 shows a configuration in which the exposed surface of onegold bump 107 is used as each of the side surface electrodes of the submount, as shown inFIG. 2 , exposed surfaces of multiple bumps may be used as each of the side surface electrodes of the submount. -
FIGS. 3A to 3D are views showing steps of manufacturing the submount of the embodiment. - First, the
semiconductor element 104 and theelectrodes 103 are connected by wire bonding using the Au wires 105 (FIG. 3A ). - Next, the gold bumps 107 are formed on the
electrodes 103 and the Au wires 105 (FIG. 3B ). - Then, the
resin 108 is applied to encapsulate theelectrodes semiconductor element 104, theAu wires 105, and the gold bumps 106, 107 on thesubstrate 101. Theresin 108 is applied onto the substrate 101 (FIG. 3C ). After the application of the resin, the resin is cured by heating, UV curing, or the like. - Lastly, dicing is performed along dicing lines to expose cut surfaces of the gold bumps 107 (
FIG. 3D ). The exposed surfaces of the gold bumps 107 function as the side surface electrodes of thesubmount 100. -
FIG. 4 shows a configuration of a module including the submount of the embodiment.FIG. 4A is a plan view of the module.FIG. 4B is a cross-sectional view taken along the cross-section line IVB-IVB ofFIG. 4A . - The
module 109 includes amain substrate 110, anIC 111, thesubmount 100,Au wires 112, and gold bumps 113. - The
IC 111 is formed on themain substrate 110. - The
submount 100 is formed on themain substrate 110. A side surface of thesubmount 100 on which no gold bumps 107 are provided is bonded to themain substrate 110 by an adhesive or the like. - The
IC 111 and the side surface electrodes (i.e. the exposed cut surfaces of the gold bumps 107) of thesubmount 100 are connected by wire bonding using theAu wires 112. It is found that the cut surface of the gold bumps 107 exposed by the dicing function as the side surface electrodes of thesubmount 100. -
FIG. 5 shows another configuration of a module including the submount of the embodiment.FIG. 5A is a plan view of the module.FIG. 5B is a cross-sectional view taken along the cross-section line VB-VB ofFIG. 5A . - The
module 109 includes themain substrate 110, theIC 111, thesubmount 100,pattern electrodes 116 on themain substrate 110, bumps 123, aspacer 118, andelectrical connections 120. - The
submount 100 and theIC 111 bonded to themain substrate 110 as in BGA can be electrically connected to each other by the configuration shown inFIG. 5 . - The
submount 100 is formed on themain substrate 110. A side surface of thesubmount 100 on which the gold bumps 107 are provided is arranged to face downward and is connected to theelectrodes 116 via theelectrical connections 120. - The
electrical connections 120 between the gold bumps 107 and theelectrodes 116 can be achieved by gold bumps or an electrically-conductive adhesive. - Electrical connections between the
IC 111 and theelectrodes 116 are formed by using thebumps 123 such as solder balls or the like. - In the embodiment, the
IC 111 and thesubmount 100 can be electrically connected to each other without forming electrode patterns on a side surface of the submount as in the conventional technique (seeFIG. 26 ). -
FIG. 6 includes views showing a configuration of a semiconductor element of the embodiment.FIG. 6A is a plan view of the semiconductor element.FIG. 6B is a cross-sectional view taken along the cross-section line VIB-VIB ofFIG. 6A . - As shown in
FIG. 6 , gold bumps 106 are formed on a surface of thesemiconductor element 104. The gold bumps 106 are encapsulated by aresin 108 on thesemiconductor element 104. - The gold bumps 106 are formed on the
semiconductor element 104 by ball bonding. The diameter of eachgold bump 106 is preferably about 40 μm to 100 μm. As shown inFIG. 6B , the gold bumps 106 have exposed side surfaces, and these surfaces are exposed due to cut surfaces formed by dicing. A method of manufacturing the encapsulated semiconductor element including dicing and the like is described later. The exposed surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element. Note that bumps other than the gold bumps such as platinum (Pt) bumps and copper (Cu) bumps can be used as the bumps. - A silicone resin, an epoxy resin, an acryl resin, or the like which have a thermosetting property or a UV curing property can be used as the
resin 108. Theresin 108 is provided to mechanically protect thesemiconductor element 104 or to protect thesemiconductor element 104 from environments such as moisture and heat. Considering the fact that the wire bonding involves heat treatment, a resin with sufficient hardness even in wire bonding (heating) needs to be used as theresin 108. -
FIGS. 7A to 7C are views showing steps of manufacturing the encapsulated semiconductor element of the embodiment. - First, the gold bumps 106 are formed on surface electrodes of a
wafer 114 not subjected to dicing (FIG. 7A ). - Next, the
resin 108 is applied to encapsulate the gold bumps 106 on thewafer 114. Theresin 108 is evenly applied to the wafer 114 (FIG. 7B ). After the application of the resin, the resin is cured by heating, UV curing, or the like. - Lastly, the
wafer 114 is diced along dicing lines intoindividual semiconductor elements 104. Cut surfaces of the gold bumps 106 are exposed by the dicing (FIG. 7C ). The exposed surfaces of the gold bumps 106 function as the side surface electrodes of the encapsulated semiconductor element. -
FIG. 8 shows a configuration of a module including the encapsulated semiconductor element of the embodiment.FIG. 8A is a plan view of the module.FIG. 8B is a cross-sectional view taken along the cross-section line VIIIB-VIIIB ofFIG. 8A . - The
module 109 includes amain substrate 110, anIC 111, the encapsulated semiconductor element (thesemiconductor element 104 including the gold bumps 106 encapsulated by the resin 108),Au wires 112, and gold bumps 113. - The
IC 111 is formed on themain substrate 110. - The encapsulated semiconductor element is formed on the
main substrate 110. A side surface of the encapsulate semiconductor element on which no gold bumps 106 are provided is bonded to themain substrate 110. - The
IC 111 and the side surface electrodes (i.e. the exposed cut surfaces of the gold bumps 106) of the encapsulated semiconductor element are connected by wire bonding using theAu wires 112. It is found that the cut surface of the gold bumps 106 exposed by the dicing function as the side surface electrodes of the encapsulated semiconductor element. Note that types of wire bonding include ball bonding, wedge bonding, and the like, and wires other than the Au wires such as Pt wires, Cu wires, or Al wires can be used as the wires. - In [First Embodiment] and [Second Embodiment] described above, one type of resin is applied onto the substrate or the semiconductor element. However, other variations of encapsulation by resin application exist, and these variations are described in the following embodiments.
-
FIG. 9 is a view showing a configuration of a submount of the embodiment. As shown inFIG. 9 , aresin 108 can be applied in such a way that gold bumps 107 are covered. Thesubmount 100 of the embodiment is different from that of [First Embodiment] in that theresin 108 is not applied over anentire substrate 101. Since constitutional elements other than theresin 108 is the same as those of [First Embodiment], description thereof is omitted. - In the embodiment, the
semiconductor element 104 is not damaged in the curing of the resin. Moreover, the amount of resin to be applied can be reduced. Note that stress due to resin curing or expansion and shrinkage of the resin caused by temperature fluctuations or the like may damage the semiconductor element. - The
submount 100 of the embodiment is manufactured by forming the gold bumps 107 onelectrodes 103, applying theresin 108 in such a way that the gold bumps 107 are covered, curing the appliedresin 108 by heating, UV curing, or the like, and then performing dicing in such a way that cut surfaces of the gold bumps 107 are exposed. Here, theresin 108 has hardness sufficient to withstand the force of wire bonding. -
FIG. 10 is a view showing a configuration of a submount of the embodiment. As shown inFIG. 10 , it is possible to apply aresin 108 in such a way that gold bumps 107 are covered, and to apply anotherresin 115 on asubstrate 101. Thesubmount 100 of the embodiment is different from that of [Third Embodiment] in that thesubmount 100 further includes theresin 115. Since constitutional elements other than theresin 115 are the same as those of [Third Embodiment], description thereof is omitted. - The
submount 100 of the embodiment is manufactured by forming the gold bumps 107 onelectrodes 103, applying theresin 108 in such away that the gold bumps 107 are covered, applying theresin 115 on thesubstrate 101, curing the appliedresin 115 by heating, UV curing, or the like, and then performing dicing in such a way that cut surfaces of the gold bumps 107 are exposed. Here, theresin 108 has hardness sufficient to withstand force of wire bonding, and theresin 115 has hardness lower than that of theresin 108. - If the hardness of the resin is too high, the
semiconductor element 104 may be damaged. However, in the embodiment, since the gold bumps 107 are protected by thehard resin 108 while thesemiconductor element 104 is protected by thesoft resin 115, thesemiconductor element 104 can be prevented from being damaged. -
FIG. 11 is a view showing a configuration of an encapsulated semiconductor element of the embodiment. As shown inFIG. 11 , aresin 108 can applied only to portions aroundgold bumps 106 on thesemiconductor element 104. Since, the embodiment is the same as [Second Embodiment] other than the configuration that theresin 108 is applied only to the portions around the gold bumps 106, description is omitted. - In the embodiment, the
resin 108 is selectively applied. Selectively applying the resin can reduce portions of the semiconductor element covered with the resin. The embodiment is effective in a case where the semiconductor element is negatively affected by the resin covering the semiconductor element. - The encapsulated semiconductor element of the embodiment is manufactured by forming the gold bumps 106 on a wafer, applying the
resin 108 on the wafer in such a way that the gold bumps 106 are covered, curing the appliedresin 108 by heating, UV curing, or the like, and dicing the wafer intoindividual semiconductor elements 104 in such a way that cut surfaces of the gold bumps 106 are exposed. Here, theresin 108 has hardness sufficient to withstand force of wire bonding. -
FIG. 12 is a view showing a configuration of an encapsulated semiconductor element of the embodiment. As shown inFIG. 12 , it is possible to apply aresin 108 aboutgold bumps 106 and further apply anotherresin 115 on thesemiconductor element 104. The semiconductor element of the embodiment is different from that of [Fifth Embodiment] in that the semiconductor element further includes theresin 115. - The semiconductor element of the embodiment is manufactured by forming the gold bumps 106 on a wafer, applying the
resin 108 on the wafer about the gold bumps 106 in such a way that the gold bumps 106 are covered, applying theresin 115 on the wafer, curing the appliedresin 115 by heating, UV curing, or the like, and dicing the wafer intoindividual semiconductor elements 104 in such a way that cut surfaces of the gold bumps 106 are exposed. Here, theresin 108 has hardness sufficient to withstand the force of wire bonding, and theresin 115 has hardness lower than that of theresin 108. - If the hardness of the resin covering the
semiconductor element 104 is too high, thesemiconductor element 104 may be damaged. However, in the embodiment, since the gold bumps 106 are protected by thehard resin 108 while thesemiconductor element 104 is protected by thesoft resin 115, thesemiconductor element 104 can be prevented from being damaged. Note that stress due to resin curing or expansion and shrinkage of the resin caused by temperature fluctuations or the like may damage the semiconductor element. - Description is given below of a variation of a module on which the submount of [Fourth Embodiment] described above is mounted.
-
FIG. 13A is a plan view showing a configuration of the module of the embodiment, andFIG. 13B is a cross-sectional view taken along the cross-section line XIIIB-XIIIB ofFIG. 13A . As shown inFIGS. 13A and 13B , themodule 109 of the embodiment includes amain substrate 110,electrodes 116 on themain substrate 110, anIC 111 on themain substrate 110, asubmount 100 on themain substrate 110,Au wires 112 connecting theIC 111 and thesubmount 100, andgold bumps 113 on theIC 111. - The
submount 100 is mounted on theelectrodes 116. In this case, gold bumps 107 of thesubmount 100 and theelectrodes 116 are bonded to one another with an electrically-conductive adhesive and are thus electrically connected to one another. In the structure shown inFIG. 13 , electrical connections are achieved by bonding the gold bumps 107 and theelectrodes 116 to one another with the electrically-conductive adhesive. -
FIG. 14 is a cross-sectional view showing a configuration of another module of the embodiment. As shown inFIG. 14 , electrical connections may be achieved by inserting aspacer 118 between the submount 100 and theelectrodes 116 and providingbumps 123 in a space formed by thespacer 118. -
FIG. 15A is a plan view showing a configuration of a module of the embodiment, andFIG. 15B is a cross-sectional view taken along the cross-section line XVB-XVB ofFIG. 15A . As shown inFIGS. 15A and 15B , themodule 109 of the embodiment includes amain substrate 110,electrodes 116 on themain substrate 110, anIC 111 on themain substrate 110, asubmount 100 on themain substrate 110,Au wires 112 connecting theIC 111 and thesubmount 100, andgold bumps 113 on theIC 111. - As shown in
FIG. 15B , a step is formed in themain substrate 110 by spot-facing, and an element mounting surface of themain substrate 110 has an upper surface and a lower surface. TheIC 111 is mounted on the upper surface of themain substrate 110, and thesubmount 100 is mounted on the lower surface of themain substrate 110. - The gold bumps 113 are provided on an IC substrate to connect the
IC 111 and thesubmount 100 by using theAu wires 112. - In the embodiment, wiring of the
Au wires 112 between the gold bumps 113 and the gold bumps 107 is short, and the inductance can be suppressed. Accordingly, it is possible to achieve high-speed lines in the module of the embodiment. -
FIG. 16A is a plan view showing a configuration of a module of the embodiment, andFIG. 16B is a cross-sectional view taken along the cross-section line XVIB-XVIB ofFIG. 16A . As shown inFIGS. 16A and 16B , themodule 109 of the embodiment includes amain substrate 110,electrodes 116 on themain substrate 110, anIC 111 on themain substrate 110, aspacer 118 on theIC 111, asubmount 100 on thespacer 118, andgold bumps submount 100. - The
spacer 118 is installed between theIC 111 and thesubmount 100. The gold bumps 113 on theIC 111 and the gold bumps 117 come into contact with one another in a space formed by thespacer 118. TheIC 111 and thesubmount 100 can be electrically connected to each other by this configuration. - In the embodiment, although each of the electrical connections between the
IC 111 and thesubmount 100 is achieved by placing two gold bumps in a space formed by the spacer, the number of gold bumps placed in the space formed by the spacer to achieve the electrical connection may be any number of one or more. The spacer is provided in such a way that thesubmount 100 andAu wires 112 subjected to wiring and extending out from pads do not come into contact with each other, and electrical connection is achieved by using any number of gold bumps provided in the space formed by the spacer. - Description is given below of a variation of a module on which the encapsulated semiconductor element of [Sixth Embodiment] described above is mounted.
-
FIG. 17A is a plan view showing a configuration of the module of the embodiment, andFIG. 17B is a cross-sectional view taken along the cross-section line XVIIB-XVIIB ofFIG. 17A . As shown inFIGS. 17A and 17B , themodule 109 of the embodiment includes amain substrate 110,electrodes 116 on themain substrate 110, anIC 111 on themain substrate 110, the encapsulated semiconductor element on themain substrate 110,Au wires 112 connecting theIC 111 and the encapsulated semiconductor elements to each other, andgold bumps 113 on theIC 111. - The encapsulated semiconductor element is mounted on the
electrodes 116. In this case, theelectrodes 116 andgold bumps 106 of the encapsulated semiconductor element are bonded to one another by an electrically-conductive adhesive and are thus electrically connected to one another. - In the structure shown in
FIG. 17 , the electrical connection is achieved by bonding the gold bumps 106 and theelectrodes 116 to one another with the electrically-conductive adhesive. However, the electrical connection may be achieved by inserting a spacer between the encapsulated semiconductor and theelectrodes 116 and providing bumps in a space formed by thespacer 118. -
FIG. 18A is a plan view showing a configuration of a module of the embodiment, andFIG. 18B is a cross-sectional view taken along the cross-section line XVIIIB-XVIIIB ofFIG. 18A . As shown inFIGS. 18A and 18B , themodule 109 of the embodiment includes amain substrate 110,electrodes 116 on themain substrate 110, anIC 111 on themain substrate 110, an encapsulated semiconductor element on themain substrate 110,Au wires 112 connecting theIC 111 and the encapsulated semiconductor element to each other, andgold bumps 113 on theIC 111. - A step is formed in the
main substrate 110 by spot-facing, and an element mounting surface of themain substrate 110 has an upper surface and a lower surface. TheIC 111 is mounted on the upper surface of themain substrate 110, and the encapsulated semiconductor element is mounted on the lower surface of themain substrate 110. - The gold bumps 113 are provided on the
IC 111 to connect theIC 111 and the encapsulated semiconductor element to each other by using theAu wires 112. Since exposed cut surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element, theIC 111 and the encapsulated semiconductor element can be electrically connected to each other. -
FIG. 19A is a plan view showing a configuration of a module of the embodiment, andFIG. 19B is a cross-sectional view taken along the cross-section line XIXB-XIXB ofFIG. 19A . As shown inFIGS. 19A and 19B , themodule 109 of the embodiment includes amain substrate 110,electrodes 116 on themain substrate 110, anIC 111 on themain substrate 110, aspacer 118 on themain substrate 110, an encapsulated semiconductor element on thespacer 118, gold bumps 113 on theIC 111, and gold bumps 117. - The
spacer 118 is installed between themain substrate 110 and the encapsulated semiconductor element, and themodule 109 thereby has a space between theIC 111 and the encapsulated semiconductor element. The gold bumps 113 on theIC 111 and the gold bumps 117 are configured to come into contact with one another in the space formed by thespacer 118. TheIC 111 and the encapsulated semiconductor element can be electrically connected to each other by this configuration. - In the embodiment described above, although each of the electrical connections between the
IC 111 and the encapsulated semiconductor element is achieved by employing a configuration in which two gold bumps are placed in a space formed by the spacer, the number of gold bumps placed in the space formed by the spacer to achieve the electrical connection may be any number of one or more. -
FIG. 20 is a perspective view showing a configuration of an encapsulated semiconductor element of the embodiment. As shown inFIG. 20 , the encapsulated semiconductor element of the embodiment includes asemiconductor element 104, multiple gold bumps 106 on thesemiconductor element 104, and aresin 108 encapsulating the multiple gold bumps 106 on thesemiconductor element 104. -
FIG. 21A is a plan view of a module including the encapsulated semiconductor element of the embodiment, andFIG. 21B is a cross-sectional view taken along the cross-section line XXIB-XXIB ofFIG. 21A . As shown inFIGS. 21A and 21B , the encapsulated semiconductor element of the embodiment can be mounted on acircuit board 122 by usingsolder 121 like a CSP (Chip Size Package). An electrically-conductive adhesive can be used instead of thesolder 121. -
FIGS. 22A to 22C show steps of manufacturing the encapsulated semiconductor element of the embodiment. - First, the
multiple gold bumps 106 are formed on surface electrodes of awafer 114 not subjected to dicing (FIG. 22A ). As shown inFIG. 22A , the gold bumps 106 are formed to be arranged in straight lines along an x-axis direction and a y-axis direction. - Next, the
resin 108 is applied to encapsulate the gold bumps 106 on thewafer 114. Theresin 108 is evenly applied to the wafer 114 (FIG. 22B ). After the application of theresin 108, the resin is cured by heating, UV curing, or the like. - Lastly, the wafer is diced along dicing lines into
individual semiconductor elements 104. Cut surfaces of the gold bumps 106 are exposed by the dicing (FIG. 22C ). The exposed surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element. The encapsulated semiconductor element shown inFIG. 22C has 16 side surface electrodes and the 16 side surface electrodes are linearly arranged in the x direction or the y direction. -
FIG. 23 is a perspective view showing a configuration of an encapsulated semiconductor element of the embodiment. As shown inFIG. 23 , the encapsulated semiconductor element of the embodiment includes asemiconductor element 104, multiple gold bumps 106 on thesemiconductor element 104, and aresin 108 encapsulating the multiple gold bumps 106 on thesemiconductor element 104. -
FIG. 24A is a plan view of a module including the encapsulated semiconductor element of the embodiment, andFIG. 24B is a cross-sectional view taken along the cross-section line XXIVB-XXIVB ofFIG. 24A . As shown inFIGS. 24A and 24B , the encapsulated semiconductor element of the embodiment can be mounted on acircuit board 122 by usingsolder 121 like a CSP (Chip Size Package). An electrically-conductive adhesive can be used instead of the solder. - Moreover, the encapsulated semiconductor element of the embodiment can be mounted on the main substrate in which a step is formed by spot-facing and an element mounting surface has an upper surface and a lower surface. The IC is mounted on the upper surface of the main substrate, and the encapsulated semiconductor element is mounted on the lower surface of the main substrate. One side surface of the encapsulated semiconductor element is fixed to the lower surface of the main substrate by a non-electrically-conductive adhesive, solder, an electrically-conductive adhesive, or the like. The IC and cut surfaces of the gold bumps exposed on another side surface of the encapsulated semiconductor element are connected by wires.
-
FIGS. 25A to 25C are views showing steps of manufacturing the encapsulated semiconductor element of the embodiment. - First, the
multiple gold bumps 106 are formed on surface electrodes of awafer 114 not subjected to dicing (FIG. 25A ). As shown inFIG. 25A , the gold bumps 106 are formed to be arranged in straight lines along a y-axis direction. - Next, the
resin 108 is applied to encapsulate the gold bumps 106 on thewafer 114. Theresin 108 is evenly applied to the wafer 114 (FIG. 25B ). After the application of theresin 108, the resin is cured by heating, UV curing, or the like. - Lastly, the
wafer 114 is diced along dicing lines intoindividual semiconductor elements 104. Cut surfaces of the gold bumps 106 are exposed by the dicing (FIG. 25C ). The exposed surfaces of the gold bumps 106 function as side surface electrodes of the encapsulated semiconductor element. The encapsulated semiconductor element shown inFIG. 25C has 12 side surface electrodes, and the 12 side surface electrodes are linearly arranged in the y direction. -
FIGS. 28A and 28B are views showing a configuration of a submount of the embodiment. As shown inFIG. 28B , thesubmount 200 of the embodiment includes asubstrate 201,electrodes 203, asemiconductor element 204,Au wires 205, andgold bumps submount 200 of the embodiment is different from the submount of [Third Embodiment] ofFIG. 9 in that agroove 213 is provided in thesubstrate 201 and thesemiconductor element 204 is mounted in thegroove 213. Constitutional elements other than the point that thegroove 213 is formed and the point that thesemiconductor element 204 is directly mounted on thesubstrate 201 are the same as those of [Third Embodiment]. Accordingly, description thereof is omitted. - As shown in
FIG. 28A , thegroove 213 of the embodiment is formed linearly in an arrangement direction of the gold bumps 207 arranged on a surface of thesubstrate 201 which faces forward in a y-axis direction, i.e. in an X direction ofFIG. 28A . -
FIG. 28C is a view showing a configuration of another submount of the embodiment. As shown inFIG. 28C , in asubmount 300 of the embodiment, a rectangular recess-shapedgroove 214 having a longitudinal direction that is the same as the longitudinal direction (X direction) of thegroove 213 ofFIG. 28A is formed on thesubstrate 201. Thesemiconductor element 204 is mounted in the recess-shapedgroove 214. -
FIGS. 29A to 29D are views showing an example of a method of wire bonding in the embodiment. A method of wire bonding in the embodiment is shown below as an example.FIG. 29A shows thesubstrate 201 before the wire bonding of the embodiment. - In a first step, spot-facing (cutting) is performed on the
substrate 201 to form the groove 213 (FIG. 29B ). Ina second step, thesemiconductor element 204 is mounted in the groove 213 (FIG. 29C ). In a third step, the gold bumps 206 of theAu wires 205 are formed on pads of thesemiconductor element 204 with a ball bonder, and theAu wires 205 are connected from thesemiconductor element 204 to theelectrodes 203 on the substrate 201 (FIG. 29C ). In a fourth step, the gold bumps 207 are formed on theelectrodes 203 and theAu wires 205 connected in the third step with the ball bonder (FIG. 29D ). The wire bonding can be performed in the steps described above. - The
submount 200 of the embodiment is manufactured as follows. First, the gold bumps 207 are formed on theelectrodes 203 by the aforementioned wire bonding method in the embodiment. After the gold bumps 207 are formed on theelectrodes 203, aresin 208 is applied in such a way that the gold bumps 207 are covered. Then, the appliedresin 208 is cured by heating, UV curing, or the like. Thereafter, dicing is performed in such a way that cut surfaces of the gold bumps 207 are exposed. Here, theresin 208 has hardness sufficient to withstand the force of wire bonding. Note that the wire bonding method in the embodiment can be applied to the other embodiments described above. - In the embodiment, as in the third embodiment, the
semiconductor element 204 can be prevented from being damaged during resin curing. Moreover, the amount of resin to be applied can be reduced. Note that stress due to resin curing or expansion and shrinkage of the resin caused by temperature fluctuations or the like may damage the semiconductor element. - Furthermore, in the
submount 200 of the embodiment, mounting thesemiconductor element 204 in thegroove 213 on thesubstrate 201 can reduce the distance between thesemiconductor element 204 and the surface of thesubstrate 201 compared to that in a submount in which no spot-facing portion is formed in thesubstrate 201. The length of wire bonding is thus reduced and lines of higher speed can be achieved. -
FIG. 30 is a view showing a configuration of a submount of the embodiment. As shown inFIG. 30 , it is possible to apply aresin 208 in such a way that gold bumps 207 are covered, and then apply anotherresin 215 on asubstrate 201. Thesubmount 300 of the embodiment is different from the submount of [Fifteenth Embodiment] in that thesubmount 300 further includes theresin 215. Since constitutional elements other than theresin 215 are the same as those of [Fifteenth Embodiment], description thereof is omitted. - The
submount 300 of the embodiment is manufactured as follows. First, the gold bumps 207 are formed onelectrodes 203 by the wire bonding method of the fifteenth embodiment. After the gold bumps 207 are formed on theelectrodes 203, theresin 208 is applied in such a way that the gold bumps 207 are covered. After the application of theresin 208, theresin 215 is applied onto thesubstrate 201. Then, the appliedresin 215 is cured by heating, UV curing, or the like. Thereafter, dicing is performed in such a way that cut surfaces of the gold bumps 207 are exposed. Here, theresin 208 has hardness sufficient to withstand the force of wire bonding, and theresin 215 has hardness lower than that of theresin 208. - If the hardness of the resin is too high, the
semiconductor element 204 may be damaged. However, in the embodiment, since the gold bumps 207 are protected by thehard resin 208 while thesemiconductor element 204 is protected by thesoft resin 215, thesemiconductor element 204 can be prevented from being damaged. - A drive IC or an optical element such as a laser diode are examples of the semiconductor element in all of the embodiments described above.
-
- 100, 200, 300, 400: submount
- 101, 201: substrate
- 102, 103, 116, 203: electrode
- 104, 204: semiconductor element
- 105, 112, 205: Au wire
- 106, 107, 113, 117, 207: gold bump
- 108, 115, 208, 215: resin
- 109: module
- 110: main substrate
- 111: IC
- 114: wafer
- 118: spacer
- 120: electrical connection
- 121: solder
- 122: circuit board
- 123: bump
- 213, 214: groove
Claims (21)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012157541 | 2012-07-13 | ||
JP2012-157541 | 2012-07-13 | ||
PCT/JP2013/004205 WO2014010220A1 (en) | 2012-07-13 | 2013-07-05 | Submount, sealed semiconductor element, and method for fabricating same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150108636A1 true US20150108636A1 (en) | 2015-04-23 |
US9263411B2 US9263411B2 (en) | 2016-02-16 |
Family
ID=49915701
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/406,964 Active US9263411B2 (en) | 2012-07-13 | 2013-07-05 | Submount, encapsulated semiconductor element, and methods of manufacturing the same |
Country Status (4)
Country | Link |
---|---|
US (1) | US9263411B2 (en) |
JP (1) | JP5893736B2 (en) |
CN (1) | CN104380460B (en) |
WO (1) | WO2014010220A1 (en) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6237344B2 (en) * | 2014-03-03 | 2017-11-29 | 日亜化学工業株式会社 | LIGHT EMITTING DEVICE AND LIGHT EMITTING DEVICE MANUFACTURING METHOD |
JP6571411B2 (en) * | 2014-07-04 | 2019-09-04 | ローム株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP6361374B2 (en) * | 2014-08-25 | 2018-07-25 | 日亜化学工業株式会社 | Light emitting device and manufacturing method thereof |
JP2017050350A (en) * | 2015-08-31 | 2017-03-09 | 日亜化学工業株式会社 | Light-emitting device and manufacturing method thereof |
CN107731772B (en) * | 2017-09-13 | 2020-08-04 | 北京无线电测量研究所 | Wedge-shaped bonding lead reinforcing structure and reinforcing method |
CN109003948A (en) * | 2018-07-23 | 2018-12-14 | 华进半导体封装先导技术研发中心有限公司 | The two-sided three-dimensional stacked encapsulating structure of one kind and packaging method |
CN113161319B (en) * | 2021-04-23 | 2022-03-22 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
CN113192854A (en) * | 2021-06-07 | 2021-07-30 | 季华实验室 | Board-level fan-out type MOSFET device with low packaging thickness and manufacturing method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080012117A1 (en) * | 2006-07-11 | 2008-01-17 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same and semiconductor module and method of fabricating the same |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0745649A (en) | 1993-07-30 | 1995-02-14 | Toshiba Corp | Resin-sealed semiconductor device, its manufacture, and its mounting method |
JP2737712B2 (en) | 1995-08-10 | 1998-04-08 | 日本電気株式会社 | Chip carrier, method of manufacturing the same, and method of mounting element |
JPH09252027A (en) | 1996-03-14 | 1997-09-22 | Hitachi Ltd | Semiconductor integrated circuit device and its manufacturing method |
CN100452376C (en) * | 1996-07-12 | 2009-01-14 | 富士通株式会社 | Semiconductor device |
JP2848357B2 (en) | 1996-10-02 | 1999-01-20 | 日本電気株式会社 | Semiconductor device mounting method and its mounting structure |
JP3784319B2 (en) | 2001-12-21 | 2006-06-07 | 株式会社サイネックス | Semiconductor device, semiconductor laminated unit, and manufacturing method thereof |
JP2003197814A (en) | 2001-12-26 | 2003-07-11 | Sharp Corp | Semiconductor chip, semiconductor device and manufacturing method of them |
JP5205867B2 (en) * | 2007-08-27 | 2013-06-05 | 富士通セミコンダクター株式会社 | Semiconductor device and manufacturing method thereof |
JPWO2010140604A1 (en) * | 2009-06-05 | 2012-11-22 | 先端フォトニクス株式会社 | Submount, optical module provided with the same, and method of manufacturing submount |
-
2013
- 2013-07-05 JP JP2014524647A patent/JP5893736B2/en active Active
- 2013-07-05 US US14/406,964 patent/US9263411B2/en active Active
- 2013-07-05 WO PCT/JP2013/004205 patent/WO2014010220A1/en active Application Filing
- 2013-07-05 CN CN201380030921.6A patent/CN104380460B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080012117A1 (en) * | 2006-07-11 | 2008-01-17 | Samsung Electronics Co., Ltd. | Semiconductor package and method of fabricating the same and semiconductor module and method of fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
CN104380460B (en) | 2017-07-28 |
JPWO2014010220A1 (en) | 2016-06-20 |
WO2014010220A1 (en) | 2014-01-16 |
JP5893736B2 (en) | 2016-03-23 |
CN104380460A (en) | 2015-02-25 |
US9263411B2 (en) | 2016-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9263411B2 (en) | Submount, encapsulated semiconductor element, and methods of manufacturing the same | |
US9165870B2 (en) | Semiconductor storage device and manufacturing method thereof | |
US7125751B2 (en) | Semiconductor device and method for the fabrication thereof grinding frame portion such that plural electrode constituent portions | |
KR100771936B1 (en) | Semiconductor device and method of manufacturing the same | |
KR20110032711A (en) | Semiconductor package and method of manufacturing the semiconductor package | |
JP5843803B2 (en) | Semiconductor device and manufacturing method thereof | |
KR20060101385A (en) | A semiconductor device and a manufacturing method of the same | |
JP2007103423A (en) | Semiconductor device and its manufacturing method | |
US9543236B2 (en) | Pad configurations for an electronic package assembly | |
JP2011155203A (en) | Semiconductor device | |
KR20100069589A (en) | Semiconductor device | |
JP2006190771A (en) | Semiconductor device | |
US8810047B2 (en) | Semiconductor device and method of manufacturing the same | |
US20090039509A1 (en) | Semiconductor device and method of manufacturing the same | |
JP5619381B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
KR20140012677A (en) | Semiconductor device | |
US20090224403A1 (en) | Semiconductor device and method of manufacturing the same | |
WO2014203739A1 (en) | Semiconductor device and method for manufacturing same | |
US20090189297A1 (en) | Semiconductor device | |
US8907482B2 (en) | Integrated circuit package including wire bond and electrically conductive adhesive electrical connections | |
CN107017221B (en) | Integrated circuit assembly | |
JP4917979B2 (en) | Semiconductor device and manufacturing method thereof | |
JP4994883B2 (en) | Resin-sealed semiconductor device | |
JP5294351B2 (en) | Manufacturing method of semiconductor device | |
KR100992450B1 (en) | Package for Multilayer Chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: ADVANCED PHOTONICS, INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, XUELIANG;SATO, NOZOMU;KANNO, GENTA;AND OTHERS;REEL/FRAME:034466/0626 Effective date: 20141107 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO SMALL (ORIGINAL EVENT CODE: SMAL); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |