US20150099363A1 - Method of Fabricating III-Nitride Based Semiconductor on Partial Isolated Silicon Substrate - Google Patents
Method of Fabricating III-Nitride Based Semiconductor on Partial Isolated Silicon Substrate Download PDFInfo
- Publication number
- US20150099363A1 US20150099363A1 US14/093,694 US201314093694A US2015099363A1 US 20150099363 A1 US20150099363 A1 US 20150099363A1 US 201314093694 A US201314093694 A US 201314093694A US 2015099363 A1 US2015099363 A1 US 2015099363A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- etching
- layer
- area
- diode device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 89
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 239000004065 semiconductor Substances 0.000 title claims abstract description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title claims abstract description 10
- 229910052710 silicon Inorganic materials 0.000 title claims abstract description 10
- 239000010703 silicon Substances 0.000 title claims abstract description 10
- 238000005530 etching Methods 0.000 claims abstract description 55
- 238000000034 method Methods 0.000 claims abstract description 34
- 230000006911 nucleation Effects 0.000 claims description 23
- 238000010899 nucleation Methods 0.000 claims description 23
- 230000004888 barrier function Effects 0.000 claims description 17
- 150000004767 nitrides Chemical class 0.000 claims description 14
- 238000001020 plasma etching Methods 0.000 claims description 7
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 claims description 6
- WGTYBPLFGIVFAS-UHFFFAOYSA-M tetramethylammonium hydroxide Chemical compound [OH-].C[N+](C)(C)C WGTYBPLFGIVFAS-UHFFFAOYSA-M 0.000 claims description 6
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 claims description 4
- 230000001939 inductive effect Effects 0.000 claims description 3
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 2
- ONRPGGOGHKMHDT-UHFFFAOYSA-N benzene-1,2-diol;ethane-1,2-diamine Chemical compound NCCN.OC1=CC=CC=C1O ONRPGGOGHKMHDT-UHFFFAOYSA-N 0.000 claims description 2
- 238000001312 dry etching Methods 0.000 claims description 2
- 229910052731 fluorine Inorganic materials 0.000 claims description 2
- 239000011737 fluorine Substances 0.000 claims description 2
- 238000012545 processing Methods 0.000 claims description 2
- 238000001039 wet etching Methods 0.000 claims description 2
- IGELFKKMDLGCJO-UHFFFAOYSA-N xenon difluoride Chemical compound F[Xe]F IGELFKKMDLGCJO-UHFFFAOYSA-N 0.000 claims description 2
- RPSSQXXJRBEGEE-UHFFFAOYSA-N xenon tetrafluoride Chemical compound F[Xe](F)(F)F RPSSQXXJRBEGEE-UHFFFAOYSA-N 0.000 claims description 2
- 239000000463 material Substances 0.000 claims 1
- 230000002093 peripheral effect Effects 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 abstract description 14
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 9
- 229910002601 GaN Inorganic materials 0.000 description 8
- 230000008569 process Effects 0.000 description 6
- 229910002704 AlGaN Inorganic materials 0.000 description 4
- 229910017083 AlN Inorganic materials 0.000 description 4
- PIGFYZPCRLYGLF-UHFFFAOYSA-N Aluminum nitride Chemical compound [Al]#N PIGFYZPCRLYGLF-UHFFFAOYSA-N 0.000 description 4
- 230000003071 parasitic effect Effects 0.000 description 3
- 239000000956 alloy Substances 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- NWAIGJYBQQYSPW-UHFFFAOYSA-N azanylidyneindigane Chemical compound [In]#N NWAIGJYBQQYSPW-UHFFFAOYSA-N 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- 239000000908 ammonium hydroxide Substances 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66083—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices
- H01L29/66196—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by variation of the electric current supplied or the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. two-terminal devices with an active layer made of a group 13/15 material
- H01L29/66204—Diodes
- H01L29/66212—Schottky diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
Definitions
- the present invention relates to fabricating a III-nitride based semiconductor; more particularly, relates to directly etching a chip from top without substrate transferring technique or deep-etching a silicon (Si) substrate from back-side for solving line width problem, where the Si substrate does not need to have substrate thinning process for solving the problem of complex fabrication procedure and the severe bowing problem of large-scaled chip.
- GaN gallium nitride
- other metal nitride such as: aluminium nitride (AIN), and indium nitride (InN)
- AIN aluminium nitride
- InN indium nitride
- the advance of epitaxy technology enables GaN components showing its excellent characteristics on being grown with sapphire, silicon carbide and Si substrates.
- growing a GaN device on a large-scaled Si substrate has great advantages, such as good thermal dissipation effect and significant manufacturing cost reduction, and opportunity on integrating existing advanced Si manufacture procedures.
- the withstand voltage has a value far from ideal. According to a theoretical calculation, GaN should be able to bear a breakdown electric field up to about 3.3 MV/cm (where the value for silicon material is about 0.3 MV/cm). With a heterojunction nitride Schottky diode, a linear growth trend of breakdown voltage is found as following the increase of lateral drift length (which has a slope about 100V/ ⁇ m). But, following the increase of drift length on the Si substrate, the breakdown voltage of the nitride device will show a saturated trend and the breakdown voltage becomes worse than expected.
- the heterogeneous junction between a nucleation layer (usually GaN, AlN or AlGaN) and the Si substrate will generate a parasitic channel owing to the band discontinuity, as shown in FIG. 9 .
- a nucleation layer usually GaN, AlN or AlGaN
- anode i.e. Schottky junction
- the parasitic channel forms a leaky path.
- the Schottky junction generates electrons running to a cathode (i.e., ohmic contact) along the leaky path, which results in leakage current surge and early collapse at the Si substrate or between the Si substrate and the nucleation layer.
- IMEC suggested in 2010 to process measurement after the Si substrate is completely etched out.
- the silicon is completely etched out and, then, the device is transferred to another insulating substrate, where the breakdown voltage and the leakage current are found to have significant improvement.
- FIG. 11 the output voltage current curve of the device in a close state (reverse bias at gate, normal bias at drain) is shown.
- the main reason is that, by etching out the Si substrate, the parasitic channels exist in the interface of nucleation layer and the Si substrate are removed as well.
- a linear relation between the breakdown voltage and the drift area length is found, as shown in FIG. 12 .
- IMEC suggested partial-etching silicon trench around drain in the meeting of IEDM, 2011. Only the drain below the Si substrate is etched, where the remaining Si substrate helps solving the dissipation problem (P. Srivastava, et al, “Si trench around drain STAD technology of GaN-DHFETs on Si substrate for boosting power performance” IEEE, International Electron Devices Meeting (IEDM), 2011).
- the IMEC method comprises the following steps:
- a Si substrate is polished and/or etched to be made thin to 50 ⁇ 100 ⁇ m.
- GaN on the Si substrate is transferred to another substrate, such as a glass substrate, through direct bonding.
- Exposed area is defined at the back-side of chip for deep etching to a depth of 50 ⁇ 100 ⁇ m of the Si substrate.
- the Si substrate at bottom of the chip is made thin by being polished and/or etched to about 50 ⁇ 100 ⁇ m for deep-etching the Si substrate. Yet, after this process, the chip is usually bowing. Serious bowing state will easily destroy epitaxial structure during process. Moreover, the production yield may be greatly lowered, especially for the large-scaled chips.
- Line width is not easy to be shrunken on deep-etching the Si substrate in the future.
- the main purpose of the present invention is to directly etch a chip from top without substrate transferring technique or deep-etching a silicon (Si) substrate from back-side of chip.
- Another purpose of the present invention is to solve the problem of complex fabrication procedure and the bowing problem of large-scaled chip without Si substrate thin-down process.
- Another purpose of the present invention is to simplify fabrication procedure; to reduce production cost; to be compatible with modern procedures; and to be suitable for producing large-scaled chips with enhanced breakdown voltages, where the Si substrate does not need to be made thin and, therefore, the on-state output current is not lowered and the thermal dissipation problem becomes small.
- the present invention is a method of fabricating a III-nitride based semiconductor on a partial isolated Si substrate, comprising steps of: (a) obtaining a diode device, comprising steps of: (a1)) obtaining a Si substrate and forming a nucleation layer on the Si substrate; a buffer layer on the nucleation layer; an active area on the buffer layer; and a channel layer located in the active area on the buffer layer, where the active area is isolated by an isolating part; (a2) forming a barrier layer on the channel layer; and (a3) forming an anode and a cathode on the barrier layer or the channel layer; and obtaining a drift area in the Si substrate between the anode and the cathode; (b) defining an etching area of the diode device and directly etching the diode device from top to etch out the barrier layer, the channel layer, the buffer layer, the nucleation layer and a part of the Si substrate, where the etching
- FIG. 1A is the sectional view showing the initial state of the diode device according to the present invention.
- FIG. 1B is the sectional view showing the perpendicular etching of the first preferred embodiment according to the present invention
- FIG. 1C is the sectional view showing the lateral etching of the first preferred embodiment
- FIG. 2A is the sectional view showing the perpendicular etching of the second preferred embodiment
- FIG. 2B is the sectional view showing the lateral etching of the second preferred embodiment
- FIG. 3A is the sectional view showing the perpendicular etching of the third preferred embodiment
- FIG. 3B is the sectional view showing the lateral etching of the third preferred embodiment
- FIG. 4 is the view showing the continuous etching
- FIG. 5 is the view showing the discrete etching
- FIG. 6 is the sectional view showing the fourth preferred embodiment
- FIG. 7 is the sectional view showing the fifth preferred embodiment
- FIG. 8 is the sectional view showing the sixth preferred embodiment
- FIG. 9 is the sectional view of the prior art.
- FIG. 10 is the view of the etching process of the prior art
- FIG. 11 is the view of the prior output voltage and current at the off state
- FIG. 12 is the view of the prior linear relation between the breakdown voltage and the drift area length.
- FIG. 13 is the view of the prior output voltage and current at the on state.
- FIG. 1A to FIG. 1C are a sectional view showing an initial state of a diode device according to the present invention; sectional views showing perpendicular and lateral etchings of a first, a second and a third preferred embodiments; and views showing a continuous etching and a discrete etching.
- the present invention is a method of fabricating a III-nitride based semiconductor on a partial isolated silicon (Si) substrate, comprising the following steps:
- a diode device 100 is prepared.
- the diode device 100 is a nitride Schottky diode device, as shown in FIG. 1A .
- the diode device 100 is fabricated through the following steps:
- a Si substrate 10 is prepared.
- a nucleation layer 11 is formed on the Si substrate 10 .
- a buffer layer 12 is formed on the nucleation layer 11 .
- An active area 14 is formed on the buffer layer 12 , which is isolated by an isolating part 13 .
- a channel layer 15 is formed in the active area 14 on the buffer layer 12 .
- a barrier layer 16 is formed on the channel layer 15 .
- An anode 17 and a cathode 18 are formed on the barrier layer 16 or the channel layer 15 .
- a drift area 19 is formed in the Si substrate 10 between the anode 17 and the cathode 18 .
- the diode device 100 is directly dry-etched or wet-etched from top to etch out the barrier layer 16 , the channel layer 15 , the buffer layer 12 , the nucleation layer 11 and a part of the Si substrate 10 .
- the etching area is defined inside or outside the active area 14 at an area near the anode 17 ; at an area near the cathode 18 ; or at both areas near the anode 17 and the cathode 18 .
- the channel layer is made of III-nitride, like GaN, InN, AlN or their alloy, like AlGaN or AlInN; and, the barrier layer is made of a III-nitride or a nitride alloy, like AlGaN or AlInN.
- the dry etching is an etching using inductive couple plasma (ICP) or a reactive ion etching (RIE); and, a pattern is formed inside (in FIG. 4 ) or outside (in FIG. 5 ) of the active area by continuous etching or discrete etching.
- ICP inductive couple plasma
- RIE reactive ion etching
- the lateral etching is a wet etching using a solution of NaOH, KOH, ethylenediamine pyrocatechol (EDP) or ramethyl ammonium hydroxide (TMAH); a plasma of a fluorine(F)-ion-containing gas, like XeF 2 and XeF 4 ; or a vapor of HF.
- a solution of NaOH, KOH, ethylenediamine pyrocatechol (EDP) or ramethyl ammonium hydroxide (TMAH) a plasma of a fluorine(F)-ion-containing gas, like XeF 2 and XeF 4 ; or a vapor of HF.
- the heterojunction nitride Schottky diode device 100 is obtained in step (a) at first to be etched using inductive couple plasma (ICP) or reactive ion etching (RIE).
- ICP inductive couple plasma
- RIE reactive ion etching
- the buffer layer 12 , the nucleation layer 11 and a part of the Si substrate 10 are directly etched at an area outside of the active area 14 near the anode 17 ; and, then, F-ions laterally etch the Si substrate 10 right down the anode 17 of the diode device 100 .
- the heterojunction nitride Schottky diode device 100 is obtained to be etched using ICP or RIE.
- the buffer layer 12 , the nucleation layer 11 and a part of the Si substrate 10 are directly etched at an area outside of the active area 14 near the cathode 18 ; and, then, F-ions laterally etch the Si substrate 10 right down the cathode 18 of the diode device 100 .
- a heterojunction nitride Schottky diode device 100 is obtained to be dry-etched or wet-etched.
- the buffer layer 12 , the nucleation layer 11 and a part of the Si substrate 10 are etched at both areas outside of the active area 14 near the anode 17 and the cathode 18 ; and, then, the lateral etching is processed to etch the Si substrate 10 right down the anode 17 and the cathode 18 .
- FIG. 6 to FIG. 8 are sectional views showing a fourth, a fifth and a sixth preferred embodiments. As shown in the figures, etchings are processed inside an active area.
- a heterojunction nitride Schottky diode device 100 is obtained to be dry-etched or wet-etched.
- a barrier layer 16 , a channel layer 15 , a buffer layer 12 , a nucleation layer 11 and a part of a Si substrate 10 are etched at an area inside an active area 14 near an anode 17 ; and, then, an isotropic/non-isotropic lateral etching is processed to etch the Si substrate 10 right down the anode 17 .
- the heterojunction nitride Schottky diode device 100 is obtained to be dry-etched or wet-etched.
- the barrier layer 16 , the channel layer 15 , the buffer layer 12 , the nucleation layer 11 and a part of the Si substrate 10 are etched at an area inside the active area 14 near a cathode 18 ; and, then, the lateral etching is processed to etch the Si substrate 10 right down the cathode 18 .
- the eterojunction nitride Schottky diode device 100 is obtained to be dry-etched or wet-etched.
- the barrier layer 16 , the channel layer 15 , the buffer layer 12 , the nucleation layer 11 and a part of the Si substrate 10 are etched at both areas inside the active area 14 near the anode 17 and the cathode 18 ; and, then, the lateral etching is processed to etch the Si substrate 10 right down both of the anode 17 and the cathode 18 .
- the present invention provides a method to etch a chip from top without transferring or deep-etching a silicon (Si) substrate from back-side.
- Si silicon
- line width problem can be solved; and, the Si substrate does not need to be made thin for solving problems of complex fabrication procedure and bowing large-scaled chip.
- the present invention simplifies fabrication procedure, reduces production cost and is compatible with modern procedures.
- the present invention is suitable for producing large-scaled chips with enhanced breakdown voltages and suppressed leakage current.
- the Si substrate does not need to be made thin and, therefore, the on-state current is not lowered and the thermal dissipation problem becomes small.
- the present invention is a method of fabricating a III-nitride based semiconductor on a partial isolated Si substrate, where a chip is directly etched from top without substrate transferring technique or deep-etching a Si substrate from back-side for solving line width problem; the Si substrate does not need to be made thin for solving the problem of complex fabrication procedure, the dissipation problem and the bowing problem of large-scaled chip without lowering the on-state current; and, thus, the present invention simplifies fabrication procedure, reduces production cost, is compatible with modern procedures and is suitable for producing large-scaled chips with enhanced breakdown voltages
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Weting (AREA)
- Plasma & Fusion (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
- The present invention relates to fabricating a III-nitride based semiconductor; more particularly, relates to directly etching a chip from top without substrate transferring technique or deep-etching a silicon (Si) substrate from back-side for solving line width problem, where the Si substrate does not need to have substrate thinning process for solving the problem of complex fabrication procedure and the severe bowing problem of large-scaled chip.
- Semiconductor devices of gallium nitride (GaN) and other metal nitride (such as: aluminium nitride (AIN), and indium nitride (InN)) have characteristics of high output current density, high withstand voltage and high power output to be widely used in high frequency components and power devices. In recent years, the advance of epitaxy technology enables GaN components showing its excellent characteristics on being grown with sapphire, silicon carbide and Si substrates. As comparing to the other substrate, growing a GaN device on a large-scaled Si substrate has great advantages, such as good thermal dissipation effect and significant manufacturing cost reduction, and opportunity on integrating existing advanced Si manufacture procedures.
- However, growing a heterojunction nitride device on a Si substrate still has the following problems:
- 1. The withstand voltage has a value far from ideal. According to a theoretical calculation, GaN should be able to bear a breakdown electric field up to about 3.3 MV/cm (where the value for silicon material is about 0.3 MV/cm). With a heterojunction nitride Schottky diode, a linear growth trend of breakdown voltage is found as following the increase of lateral drift length (which has a slope about 100V/μm). But, following the increase of drift length on the Si substrate, the breakdown voltage of the nitride device will show a saturated trend and the breakdown voltage becomes worse than expected. The reason lies in that the heterogeneous junction between a nucleation layer (usually GaN, AlN or AlGaN) and the Si substrate will generate a parasitic channel owing to the band discontinuity, as shown in
FIG. 9 . When an anode (i.e. Schottky junction) has a large reverse bias, the parasitic channel forms a leaky path. Then, the Schottky junction generates electrons running to a cathode (i.e., ohmic contact) along the leaky path, which results in leakage current surge and early collapse at the Si substrate or between the Si substrate and the nucleation layer. Hence, when the nitride diode is operated under a large reverse bias (about several hundred volts) on the Si substrate, electrons may be easily flown from the anode through leaky path in lateral direction and the buffer layer/nucleation layer in vertical direction to the cathode to generate a large amount of vertical leakage current, where the vertical leakage current is the main cause for early collapse and loss. - 2. For solving the above problems of breakdown voltage and leakage current, IMEC suggested in 2010 to process measurement after the Si substrate is completely etched out. As shown in
FIG. 10 , the silicon is completely etched out and, then, the device is transferred to another insulating substrate, where the breakdown voltage and the leakage current are found to have significant improvement. InFIG. 11 , the output voltage current curve of the device in a close state (reverse bias at gate, normal bias at drain) is shown. The main reason is that, by etching out the Si substrate, the parasitic channels exist in the interface of nucleation layer and the Si substrate are removed as well. In addition, after the Si substrate is completely removed, a linear relation between the breakdown voltage and the drift area length (length between gate and drain) is found, as shown inFIG. 12 . (Bin Lu, et al, “Breakdown mechanism in AlGaN/GaN HEMTs on Si substrate”, Device Research Conference (DRC), 2010) However, this method still has a shortcoming: After the substrate is completely removed and the device is transferred to a glass substrate, the thermal dissipation problem will increase the on-state resistance and decrease the on-state output current, as shown inFIG. 13 . (P. Strivastava, et al, “Silicon substrate removal of GaN DHFETs for enhanced (>1100 V) breakdown voltage”, IEEE, Electron Device Letters, Vol. 31, No. 8, 2010). 118lane 14 NO. - 3. For solving the dissipation problem, IMEC suggested partial-etching silicon trench around drain in the meeting of IEDM, 2011. Only the drain below the Si substrate is etched, where the remaining Si substrate helps solving the dissipation problem (P. Srivastava, et al, “Si trench around drain STAD technology of GaN-DHFETs on Si substrate for boosting power performance” IEEE, International Electron Devices Meeting (IEDM), 2011). The IMEC method comprises the following steps:
- (1) A Si substrate is polished and/or etched to be made thin to 50˜100 μm.
- (2) GaN on the Si substrate is transferred to another substrate, such as a glass substrate, through direct bonding.
- (3) Exposed area is defined at the back-side of chip for deep etching to a depth of 50˜100 μm of the Si substrate.
- However, this method still has the following disadvantages:
- 1. The Si substrate at bottom of the chip is made thin by being polished and/or etched to about 50˜100 μm for deep-etching the Si substrate. Yet, after this process, the chip is usually bowing. Serious bowing state will easily destroy epitaxial structure during process. Moreover, the production yield may be greatly lowered, especially for the large-scaled chips.
- 2. For transferring the substrate, direct bonding or flip chip is required on re-bonding.
- 3. Line width is not easy to be shrunken on deep-etching the Si substrate in the future.
- Hence, the prior arts do not fulfill all users' requests on actual use.
- The main purpose of the present invention is to directly etch a chip from top without substrate transferring technique or deep-etching a silicon (Si) substrate from back-side of chip.
- Another purpose of the present invention is to solve the problem of complex fabrication procedure and the bowing problem of large-scaled chip without Si substrate thin-down process.
- Another purpose of the present invention is to simplify fabrication procedure; to reduce production cost; to be compatible with modern procedures; and to be suitable for producing large-scaled chips with enhanced breakdown voltages, where the Si substrate does not need to be made thin and, therefore, the on-state output current is not lowered and the thermal dissipation problem becomes small.
- To achieve the above purposes, the present invention is a method of fabricating a III-nitride based semiconductor on a partial isolated Si substrate, comprising steps of: (a) obtaining a diode device, comprising steps of: (a1)) obtaining a Si substrate and forming a nucleation layer on the Si substrate; a buffer layer on the nucleation layer; an active area on the buffer layer; and a channel layer located in the active area on the buffer layer, where the active area is isolated by an isolating part; (a2) forming a barrier layer on the channel layer; and (a3) forming an anode and a cathode on the barrier layer or the channel layer; and obtaining a drift area in the Si substrate between the anode and the cathode; (b) defining an etching area of the diode device and directly etching the diode device from top to etch out the barrier layer, the channel layer, the buffer layer, the nucleation layer and a part of the Si substrate, where the etching area is defined inside or outside the active area; and (c) processing an isotropic/non-isotropic lateral etching to the Si substrate until the drift area of the diode device. Accordingly, a novel method of fabricating a III-nitride based semiconductor on a partial isolated Si substrate is obtained.
- The present invention will be better understood from the following detailed descriptions of the preferred embodiments according to the present invention, taken in conjunction with the accompanying drawings, in which
-
FIG. 1A is the sectional view showing the initial state of the diode device according to the present invention; -
FIG. 1B is the sectional view showing the perpendicular etching of the first preferred embodiment according to the present invention; -
FIG. 1C is the sectional view showing the lateral etching of the first preferred embodiment; -
FIG. 2A is the sectional view showing the perpendicular etching of the second preferred embodiment; -
FIG. 2B is the sectional view showing the lateral etching of the second preferred embodiment; -
FIG. 3A is the sectional view showing the perpendicular etching of the third preferred embodiment; -
FIG. 3B is the sectional view showing the lateral etching of the third preferred embodiment; -
FIG. 4 is the view showing the continuous etching; -
FIG. 5 is the view showing the discrete etching; -
FIG. 6 is the sectional view showing the fourth preferred embodiment; -
FIG. 7 is the sectional view showing the fifth preferred embodiment; -
FIG. 8 is the sectional view showing the sixth preferred embodiment; -
FIG. 9 is the sectional view of the prior art; -
FIG. 10 is the view of the etching process of the prior art; -
FIG. 11 is the view of the prior output voltage and current at the off state; -
FIG. 12 is the view of the prior linear relation between the breakdown voltage and the drift area length; and -
FIG. 13 is the view of the prior output voltage and current at the on state. - The following descriptions of the preferred embodiments are provided to understand the features and the structures of the present invention.
- Please refer to
FIG. 1A toFIG. 1C ;FIG. 2A andFIG. 2B ;FIG. 3A andFIG. 3B ;FIG. 4 ; andFIG. 5 , which are a sectional view showing an initial state of a diode device according to the present invention; sectional views showing perpendicular and lateral etchings of a first, a second and a third preferred embodiments; and views showing a continuous etching and a discrete etching. As shown in the figures, the present invention is a method of fabricating a III-nitride based semiconductor on a partial isolated silicon (Si) substrate, comprising the following steps: - (a) A
diode device 100 is prepared. Thediode device 100 is a nitride Schottky diode device, as shown inFIG. 1A . Thediode device 100 is fabricated through the following steps: - (a1)) A
Si substrate 10 is prepared. Anucleation layer 11 is formed on theSi substrate 10. Abuffer layer 12 is formed on thenucleation layer 11. Anactive area 14 is formed on thebuffer layer 12, which is isolated by an isolatingpart 13. Achannel layer 15 is formed in theactive area 14 on thebuffer layer 12. - (a2) A
barrier layer 16 is formed on thechannel layer 15. - (a3) An
anode 17 and acathode 18 are formed on thebarrier layer 16 or thechannel layer 15. Adrift area 19 is formed in theSi substrate 10 between theanode 17 and thecathode 18. - (b) After defining an etching area of the
diode device 100, thediode device 100 is directly dry-etched or wet-etched from top to etch out thebarrier layer 16, thechannel layer 15, thebuffer layer 12, thenucleation layer 11 and a part of theSi substrate 10. Therein, the etching area is defined inside or outside theactive area 14 at an area near theanode 17; at an area near thecathode 18; or at both areas near theanode 17 and thecathode 18. - (c) An isotropic/non-isotropic lateral etching is processed to the
Si substrate 10 until thedrift area 19 of thediode device 100. - In step (a), the channel layer is made of III-nitride, like GaN, InN, AlN or their alloy, like AlGaN or AlInN; and, the barrier layer is made of a III-nitride or a nitride alloy, like AlGaN or AlInN.
- In step (b), the dry etching is an etching using inductive couple plasma (ICP) or a reactive ion etching (RIE); and, a pattern is formed inside (in
FIG. 4 ) or outside (inFIG. 5 ) of the active area by continuous etching or discrete etching. - In step (c), the lateral etching is a wet etching using a solution of NaOH, KOH, ethylenediamine pyrocatechol (EDP) or ramethyl ammonium hydroxide (TMAH); a plasma of a fluorine(F)-ion-containing gas, like XeF2 and XeF4; or a vapor of HF.
- Thus, a novel method of fabricating a III-nitride based semiconductor on a partial isolated Si substrate is obtained.
- In
FIG. 1A toFIG. 1C , the heterojunction nitrideSchottky diode device 100 is obtained in step (a) at first to be etched using inductive couple plasma (ICP) or reactive ion etching (RIE). Thebuffer layer 12, thenucleation layer 11 and a part of theSi substrate 10 are directly etched at an area outside of theactive area 14 near theanode 17; and, then, F-ions laterally etch theSi substrate 10 right down theanode 17 of thediode device 100. - In
FIG. 2A andFIG. 2B , the heterojunction nitrideSchottky diode device 100 is obtained to be etched using ICP or RIE. Thebuffer layer 12, thenucleation layer 11 and a part of theSi substrate 10 are directly etched at an area outside of theactive area 14 near thecathode 18; and, then, F-ions laterally etch theSi substrate 10 right down thecathode 18 of thediode device 100. - In
FIG. 3A andFIG. 3B , a heterojunction nitrideSchottky diode device 100 is obtained to be dry-etched or wet-etched. Thebuffer layer 12, thenucleation layer 11 and a part of theSi substrate 10 are etched at both areas outside of theactive area 14 near theanode 17 and thecathode 18; and, then, the lateral etching is processed to etch theSi substrate 10 right down theanode 17 and thecathode 18. - Please refer to
FIG. 6 toFIG. 8 , which are sectional views showing a fourth, a fifth and a sixth preferred embodiments. As shown in the figures, etchings are processed inside an active area. - In
FIG. 6 , a heterojunction nitrideSchottky diode device 100 is obtained to be dry-etched or wet-etched. Abarrier layer 16, achannel layer 15, abuffer layer 12, anucleation layer 11 and a part of aSi substrate 10 are etched at an area inside anactive area 14 near ananode 17; and, then, an isotropic/non-isotropic lateral etching is processed to etch theSi substrate 10 right down theanode 17. - In
FIG. 7 , the heterojunction nitrideSchottky diode device 100 is obtained to be dry-etched or wet-etched. Thebarrier layer 16, thechannel layer 15, thebuffer layer 12, thenucleation layer 11 and a part of theSi substrate 10 are etched at an area inside theactive area 14 near acathode 18; and, then, the lateral etching is processed to etch theSi substrate 10 right down thecathode 18. - In
FIG. 8 , the eterojunction nitrideSchottky diode device 100 is obtained to be dry-etched or wet-etched. Thebarrier layer 16, thechannel layer 15, thebuffer layer 12, thenucleation layer 11 and a part of theSi substrate 10 are etched at both areas inside theactive area 14 near theanode 17 and thecathode 18; and, then, the lateral etching is processed to etch theSi substrate 10 right down both of theanode 17 and thecathode 18. - Thus, the present invention provides a method to etch a chip from top without transferring or deep-etching a silicon (Si) substrate from back-side. As a result, line width problem can be solved; and, the Si substrate does not need to be made thin for solving problems of complex fabrication procedure and bowing large-scaled chip. Hence, the present invention simplifies fabrication procedure, reduces production cost and is compatible with modern procedures. The present invention is suitable for producing large-scaled chips with enhanced breakdown voltages and suppressed leakage current. Moreover, the Si substrate does not need to be made thin and, therefore, the on-state current is not lowered and the thermal dissipation problem becomes small.
- To sum up, the present invention is a method of fabricating a III-nitride based semiconductor on a partial isolated Si substrate, where a chip is directly etched from top without substrate transferring technique or deep-etching a Si substrate from back-side for solving line width problem; the Si substrate does not need to be made thin for solving the problem of complex fabrication procedure, the dissipation problem and the bowing problem of large-scaled chip without lowering the on-state current; and, thus, the present invention simplifies fabrication procedure, reduces production cost, is compatible with modern procedures and is suitable for producing large-scaled chips with enhanced breakdown voltages
- The preferred embodiments herein disclosed are not intended to unnecessarily limit the scope of the invention. Therefore, simple modifications or variations belonging to the equivalent of the scope of the claims and the instructions disclosed herein for a patent are all within the scope of the present invention.
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW102136251A TWI493617B (en) | 2013-10-07 | 2013-10-07 | III-nitride based semiconductor devices on partial isolated Si substrate |
TW102136251 | 2013-10-07 | ||
TW102136251A | 2013-10-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
US8999849B1 US8999849B1 (en) | 2015-04-07 |
US20150099363A1 true US20150099363A1 (en) | 2015-04-09 |
Family
ID=52745085
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/093,694 Active 2033-12-27 US8999849B1 (en) | 2013-10-07 | 2013-12-02 | Method of fabricating III-nitride based semiconductor on partial isolated silicon substrate |
Country Status (2)
Country | Link |
---|---|
US (1) | US8999849B1 (en) |
TW (1) | TWI493617B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170294528A1 (en) * | 2014-10-02 | 2017-10-12 | University Of Florida Research Foundation, Incorporated | High electron mobility transistors with improved heat dissipation |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9947573B2 (en) | 2014-09-03 | 2018-04-17 | Globalfoundries Inc. | Lateral PiN diodes and schottky diodes |
US9349793B2 (en) * | 2014-09-08 | 2016-05-24 | International Business Machines Corporation | Semiconductor structure with airgap |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7436039B2 (en) * | 2005-01-06 | 2008-10-14 | Velox Semiconductor Corporation | Gallium nitride semiconductor device |
US20110006307A1 (en) * | 2009-07-10 | 2011-01-13 | Tekcore Co., Ltd. | Group III-Nitride Semiconductor Schottky Diode and Its Fabrication Method |
US7989277B1 (en) * | 2007-09-11 | 2011-08-02 | Hrl Laboratories, Llc | Integrated structure with transistors and Schottky diodes and process for fabricating the same |
US20130210220A1 (en) * | 2009-12-10 | 2013-08-15 | Transphorm Inc. | Methods of forming reverse side engineered iii-nitride devices |
US20140001560A1 (en) * | 2012-06-29 | 2014-01-02 | Annalisa Cappellani | Isolated and bulk semiconductor devices formed on a same bulk substrate |
US20140167114A1 (en) * | 2011-07-18 | 2014-06-19 | Epigan Nv | Method for Growing III-V Epitaxial Layers |
US8796734B2 (en) * | 2005-05-17 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US8860160B2 (en) * | 2006-09-27 | 2014-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures |
US8878243B2 (en) * | 2006-03-24 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures and related methods for device fabrication |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4765916B2 (en) * | 2006-12-04 | 2011-09-07 | サンケン電気株式会社 | Semiconductor light emitting device |
US8174050B2 (en) * | 2009-12-21 | 2012-05-08 | M/A-Com Technology Solutions Holdings, Inc. | Structure of a pHEMT transistor capable of nanosecond switching |
JP5681937B2 (en) * | 2010-11-25 | 2015-03-11 | 株式会社パウデック | Semiconductor device and manufacturing method thereof |
TWI484626B (en) * | 2012-02-21 | 2015-05-11 | Formosa Epitaxy Inc | Semiconductor light-emitting component and light-emitting device having same |
-
2013
- 2013-10-07 TW TW102136251A patent/TWI493617B/en active
- 2013-12-02 US US14/093,694 patent/US8999849B1/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7436039B2 (en) * | 2005-01-06 | 2008-10-14 | Velox Semiconductor Corporation | Gallium nitride semiconductor device |
US20090035925A1 (en) * | 2005-01-06 | 2009-02-05 | Zhu Tinggang | Gallium Nitride Semiconductor Device |
US20110101371A1 (en) * | 2005-01-06 | 2011-05-05 | Power Integrations, Inc. | Gallium nitride semiconductor |
US8796734B2 (en) * | 2005-05-17 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication |
US8878243B2 (en) * | 2006-03-24 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Lattice-mismatched semiconductor structures and related methods for device fabrication |
US8860160B2 (en) * | 2006-09-27 | 2014-10-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Quantum tunneling devices and circuits with lattice-mismatched semiconductor structures |
US7989277B1 (en) * | 2007-09-11 | 2011-08-02 | Hrl Laboratories, Llc | Integrated structure with transistors and Schottky diodes and process for fabricating the same |
US8368119B1 (en) * | 2007-09-11 | 2013-02-05 | Hrl Laboratories, Llc | Integrated structure with transistors and schottky diodes and process for fabricating the same |
US20110006307A1 (en) * | 2009-07-10 | 2011-01-13 | Tekcore Co., Ltd. | Group III-Nitride Semiconductor Schottky Diode and Its Fabrication Method |
US20130210220A1 (en) * | 2009-12-10 | 2013-08-15 | Transphorm Inc. | Methods of forming reverse side engineered iii-nitride devices |
US20140167114A1 (en) * | 2011-07-18 | 2014-06-19 | Epigan Nv | Method for Growing III-V Epitaxial Layers |
US20140001560A1 (en) * | 2012-06-29 | 2014-01-02 | Annalisa Cappellani | Isolated and bulk semiconductor devices formed on a same bulk substrate |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170294528A1 (en) * | 2014-10-02 | 2017-10-12 | University Of Florida Research Foundation, Incorporated | High electron mobility transistors with improved heat dissipation |
US10312358B2 (en) * | 2014-10-02 | 2019-06-04 | University Of Florida Research Foundation, Incorporated | High electron mobility transistors with improved heat dissipation |
Also Published As
Publication number | Publication date |
---|---|
TW201515083A (en) | 2015-04-16 |
US8999849B1 (en) | 2015-04-07 |
TWI493617B (en) | 2015-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5260550B2 (en) | Active region molding for group III nitride devices and method of manufacturing the same | |
US7968913B2 (en) | CMOS compatable fabrication of power GaN transistors on a <100> silicon substrate | |
WO2020206959A1 (en) | High hole mobility transistor (hhmt) and manufacturing method therefor | |
JP6134730B2 (en) | Enhancement Mode Group III-N High Electron Mobility Transistor with Reverse Polarization Cap | |
US9831333B2 (en) | High-voltage nitride device and manufacturing method thereof | |
US8592292B2 (en) | Growth of multi-layer group III-nitride buffers on large-area silicon substrates and other substrates | |
CN102916046B (en) | Nitride high-voltage device on silicon substrate and manufacture method thereof | |
US9263545B2 (en) | Method of manufacturing a high breakdown voltage III-nitride device | |
CN102148157A (en) | Producing method of enhanced HEMT with self-aligned filed plate | |
CN112420850A (en) | Semiconductor device and preparation method thereof | |
US8999849B1 (en) | Method of fabricating III-nitride based semiconductor on partial isolated silicon substrate | |
TWI650867B (en) | Semiconductor structures and method for fabricating the same | |
CN115101408A (en) | Preparation method of Si-based GaN-HEMT device | |
CN112713190B (en) | Preparation method of gallium nitride HEMT device with vertical structure | |
TWI786422B (en) | High electron mobility transistor and method of fabricating the same | |
CN112510088A (en) | Groove gate enhanced GaN-based HEMT device and preparation method thereof | |
JP4908475B2 (en) | Semiconductor device | |
CN110085674A (en) | A kind of vertical power device and preparation method thereof | |
JP2009054659A (en) | Manufacturing method of gallium nitride semiconductor device | |
TW201737354A (en) | Semiconductor device, electronic part, electronic apparatus, and method for fabricating semiconductor device | |
CN113628962A (en) | III-nitride enhanced HEMT device and manufacturing method thereof | |
CN111739800A (en) | Preparation method of SOI-based concave gate enhanced GaN power switch device | |
WO2023184129A1 (en) | Semiconductor device and method for manufacturing the same | |
WO2020215322A1 (en) | Semiconductor structure and preparation method therefor | |
CN211480036U (en) | GaN HEMT device based on self-alignment process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NATIONAL TSING HUA UNIVERSITY, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, YU-SYUAN;HSU, SHUO-HUNG;LIEN, YI-WEI;SIGNING DATES FROM 20130919 TO 20131001;REEL/FRAME:031747/0530 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551) Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY Year of fee payment: 8 |