US20140306272A1 - Method of forming a finfet structure - Google Patents
Method of forming a finfet structure Download PDFInfo
- Publication number
- US20140306272A1 US20140306272A1 US13/863,393 US201313863393A US2014306272A1 US 20140306272 A1 US20140306272 A1 US 20140306272A1 US 201313863393 A US201313863393 A US 201313863393A US 2014306272 A1 US2014306272 A1 US 2014306272A1
- Authority
- US
- United States
- Prior art keywords
- trench
- region
- forming
- fin structure
- trenches
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 57
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 238000009413 insulation Methods 0.000 claims description 24
- 238000005530 etching Methods 0.000 claims description 22
- 230000008569 process Effects 0.000 claims description 20
- 238000002955 isolation Methods 0.000 claims description 11
- 239000010410 layer Substances 0.000 description 82
- 229920002120 photoresistant polymer Polymers 0.000 description 12
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 230000000694 effects Effects 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 239000004215 Carbon black (E152) Substances 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 229930195733 hydrocarbon Natural products 0.000 description 1
- 150000002430 hydrocarbons Chemical class 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7853—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
Definitions
- the present invention is related to a method of forming a fin structure of a non-planar transistor, and more particularly, to a method of forming at least a fin structure having nearly identical critical dimension (CD).
- CD critical dimension
- Fin-FET Fin-shaped FETs
- the manufacturing processes of Fin-FET devices can be integrated into traditional logic device processes, and thus are more compatible.
- the three-dimensional structure of the Fin-FET increases the overlapping area between the gate and the substrate, the channel region is controlled more effectively. This therefore reduces drain-induced barrier lowering (DIBL) effect and short channel effect.
- DIBL drain-induced barrier lowering
- the channel region is longer for the same gate length. Therefore, the current between the source and the drain is increased.
- DIBL drain-induced barrier lowering
- a method of forming a fin structure is provided. First, a substrate is provided, wherein a first region, a second region encompassing the first region, and a third region encompassing the second region are defined on the substrate. Then, a plurality of first trenches having a first depth are formed in the first region and the second region, wherein each two first trenches defines a first fin structure. The first fin structure in the second region is removed. Lastly, the first trenches are deepened to form a plurality of second trenches having a second depth, wherein each two second trenches define a second fin structure.
- a non-planar transistor comprises a substrate, a plurality of second trenches, a sixth trench, an insulation layer, a conductive layer and a gate dielectric layer.
- the substrate has an active region and an isolation region, wherein the isolation region encompasses the active region.
- the second trenches are disposed in the substrate in active region, wherein a portion of the substrate between each two second trenches is defined as a second fin structure.
- the sixth trench is disposed in the substrate in the isolation region, wherein the sixth trench is deeper than the second trench.
- An insulation layer is disposed in the second trench and the sixth trench, wherein the insulation layer in the second trench is level with that in the sixth trench.
- a portion of the second fin structure that protrudes over the insulation layer is defined as a fin structure.
- the conductive layer is disposed on the fin structure.
- the gate dielectric layer is disposed between the fin structure and the conductive layer.
- the CD of the fin structures can be uniform and the quality of the devices can be improved.
- FIG. 1 to FIG. 8 are schematic diagrams of the fabrication method of a non-planar transistor according to the first embodiment in the present invention.
- FIG. 9 to FIG. 13 are schematic diagrams of the fabrication method of a non-planar transistor according to the second embodiment in the present invention.
- FIG. 1 to FIG. 8 are schematic diagrams of the fabrication method of a non-planar FET according to the first embodiment in the present invention.
- a substrate 300 is provided.
- the substrate 300 can be a silicon substrate, an epitaxial silicon substrate, a silicon germanium substrate or a silicon carbide substrate, but is not limited thereto.
- a first region 400 , a second region 402 and a third region 404 are defined on the substrate 300 .
- the second region 402 is disposed between the first region 400 and the third region 404 so that the second region 402 encompasses the first region 400 , and the third region 404 encompasses both the first region 400 and the second region 402 .
- a patterned mask layer 302 is formed on the substrate 300 .
- a layer such as a silicon nitride (SiN) layer, a silicon oxynitride (SiON), silicon carbide (SiC) or an advanced pattern film (APF) provided by Applied Materials, is formed on the substrate 300 and a photo-etching-process (PEP) is performed to pattern the mask layer 302 .
- the method of forming the patterned mask layer 302 can include other processes such as a sidewall image transferring (SIT) process.
- the mask layer 302 contains a plurality of patterns 304 , preferably stripe patterns that are parallel to each other in the first region 400 and the second region 402 .
- the stripe patterns 304 are disposed only in the first region 400 and the second region 402 . As shown in FIG. 1 , due to some manufacturing effects such as “dense-isolation effect” or “micro-loading effect”, the width of the stripe pattern 304 in the second region 402 would be a little larger than those in the first region 400 .
- an etching process is performed by using the mask layer 302 as a mask to pattern the substrate 300 , thereby forming a plurality of first trenches 306 in the first region 400 and the second region 402 , and a third trench 308 in the third region 404 .
- the first trench 306 preferably has a substantial vertical sidewall.
- each first trench 306 has a depth dl (from bottom surface of the first trench 306 to a top surface of the substrate 300 ) which is substantially between 200 and 400 angstroms, preferably 300 and 350 angstroms.
- the portion of the substrate 300 between each of the two first trenches 306 becomes a first protruding structure 310 (in the present invention, “the protruding structure” can also called “the fin structure” since the mask layer 302 has stripe patterns 304 ).
- the first protruding structures 310 in the second region 402 are removed.
- a photo-etching-process (PEP) using a tri-layer photoresist material 318 is used for example.
- the tri-layer photoresist material 318 contains a photoresist layer 316 , an anti-reflection coating (ARC) 314 and an auxiliary mask layer 312 .
- the photoresist layer 316 is a photoresist material suitable for light source having a wavelength of 193 nm.
- the ARC layer 314 includes a silicon-containing hard-mask bottom anti-reflection coating (SHB) layer and the auxiliary mask layer 312 includes an organic dielectric layer (ODL) provided by Shin-Etsu Chemical Co. Ltd., wherein the SHB layer is disposed directly under the photoresist layer to serve as a BARC and a mask layer, and the ODL layer is an organic underlayer, i.e., a hydrocarbon layer, which is used to serve as an auxiliary mask layer.
- the photoresist layer 316 undergoes an exposure process and a development process to remove the photoresist layer 316 in the second region 402 and the third region 404 . Then, as shown in FIG.
- At least one etching process is performed by using the patterned photoresist layer 316 as a mask to sequentially pattern the ARC layer 314 , the auxiliary mask layer 312 , and then remove the mask layer 302 and the first protruding structure 310 in the second region 402 .
- the etching process stops on the bottom surface of the third trench 308 , so the third trench 308 is still level with the first trenches 306 .
- the tri-layer photoresist material 318 is stripped away. It is noted that besides using the tri-layer photoresist material 318 , the first protruding structure 310 in the second region 402 can be removed by other methods.
- each second trench 320 has a depth d2 which is substantially between 1200 angstroms and 2500 angstroms.
- the etching rate of forming the second trench 320 can be faster than that of forming the first trench 306 , so the lower portion of the second trench 320 may include tilted sidewalls.
- an insulation layer 327 is filled into the second trenches 320 and the fourth trench 322 to form a plurality of fin-STIs (shallow trench isolation) 326 in the second trench 320 and an STI 328 in the fourth trench 322 .
- an insulation layer containing SiO 2 is deposited on the substrate 300 to completely fill the second trenches 320 and the fourth trench 322 .
- a planarization process including an etching back step is performed to remove a part of the insulation layer 327 until exposing the second protruding structures 324 .
- the insulation layer 327 in the second trench 320 has a thickness equal to or greater than the second depth d2.
- the exposed portion of the second protruding structure 324 has a height h3, and the height h3 is substantially equal to the depth d1. In another embodiment, the height h3 can be smaller than the depth d1. Preferably, the portion of the second protruding structure 324 having the tilted sidewalls is not exposed.
- a plurality of fin structures 330 are therefore formed.
- the fin structure 330 refers to the portion of the second protruding structures 324 that protrudes over the fin-STIs 326 .
- the fin structure 330 is the portion of the substrate 300 that is exposed and not covered by the fin-STI 326 , so the fin structure 330 has a height h3.
- the mask layer 302 can be removed after forming the fin structures 330 . In another embodiment, the mask layer 302 can remain.
- FIG. 7 and FIG. 8 wherein FIG. 8 is a three dimensional view of the non-planar transistor and FIG. 7 is a cross-sectional view taken along line AA′ in FIG. 8 .
- a gate dielectric layer 332 is then formed to cover the fin structure 330 .
- the gate dielectric layer 332 can be, for example, a silicon layer or a high-k dielectric layer.
- a gate layer 334 can be formed on the gate dielectric layer 332 .
- the gate layer 334 can include a variety of conductive materials, such as poly-silicon or metal.
- an ion implantation process is carried out to form the source/drain region 336 in the fin structure 330 as shown in FIG. 8 .
- a non-planar transistor 338 is completed.
- an inter-layer dielectric (ILD) layer (not shown) can be further formed on the non-planar transistor 338 , and a plurality of contact holes (not shown) are formed therein to provide appropriate input/output pathway toward outer circuits.
- the present invention includes the step of removing the first protruding structure 310 in the second region 402 , so as to keep the CD uniformity of the fin structure 330 .
- the second protruding structures in conventional arts are formed by one single etching process, the second protruding structure in conventional arts is easy to have tapered sidewalls, especially those at the edge of the second protruding structures. Accordingly, the present invention uses two separated etching steps to form the second protruding structures 324 . Since the fin structure 330 only refers to the upper portion of the second protruding structures 324 which has vertical sidewalls, the CD of the fin structure 330 can be on target and meet the desired value.
- the step of removing the first fin structures 310 in the second region 402 is performed between the etching step for forming the first trench 306 ( FIG. 2 ) and the etching step for forming the second trench 320 ( FIG. 6 ). If the removing step is performed before the two etching steps, the edge CD problem may still occur. If the removing step is performed after the two etching steps, the removing step can not completely remove the fin structure since the trench is too deep and a silicon pillar structure will remain in the second region. Accordingly, the method in the present invention can ensure the CD of the fin structures and therefore upgrade the quality of the devices.
- FIG. 9 to FIG. 12 are schematic diagrams of the fabrication method of a non-planar FET according to the second embodiment in the present invention.
- the previous steps in the second embodiment are similar to those in the first embodiment as in FIG. 1 to FIG. 3 .
- FIG. 9 At least one etching process is performed by using the patterned photoresist layer 316 as a mask to sequentially pattern the ARC layer 314 , the auxiliary mask layer 312 , and then remove the mask layer 302 and the first protruding structure 310 in the second region 402 .
- the etching process further removes the substrate 300 in the second region 402 and the third region 404 , thereby forming a fifth trench 309 in the second region 402 and the third region 404 .
- the fifth trench 309 is not level with the first trench 306 but is deeper than the first trench 306 .
- an etching process is performed by using the patterned mask layer 302 as a mask to simultaneously deepen the first trenches 306 and the fifth trench 309 .
- each first trench 306 is deepened to form a second trench 320 .
- the fifth trench 309 is deepened to form a sixth trench 323 . It is understood that the sixth trench 323 is also deeper than the second trench 320 .
- Each first protruding structure 310 becomes a second protruding structure 324 .
- each second trench 320 has a depth d2 which is substantially between 1200 angstroms and 2500 angstroms. The etching rate of forming the second trench 320 is faster than that of forming the first trench 306 , so the lower portion of the second trench 320 may include tilted sidewalls.
- an insulation layer 327 is filled into the second trenches 320 and the sixth trench 323 to form a plurality of fin-STIs 326 in the second trench 320 and an STI 328 in the sixth trench 322 .
- an insulation layer containing SiO 2 is deposited on the substrate 300 to completely fill the second trenches 320 and the sixth trench 323 .
- a planarization process including an etching back step is performed to remove a part of the insulation layer until exposing the second protruding structures 324 .
- the second protruding structures 324 having a height h3 is exposed, wherein the height h3 is substantially equal to or smaller than the first depth d1.
- the fin structure 330 refers to each upper portion of the second protruding structures 324 that protrudes over the fin-STIs 326 .
- the fin structure 330 is the portion of the substrate 300 that is exposed and not covered by the fin-STI 326 .
- the mask layer 302 can be removed after forming the fin structures 330 . In another embodiment, the mask layer 302 can remain.
- FIG. 12 and FIG. 13 wherein FIG. 13 is a three dimensional view of the non-planar transistor and FIG. 12 is a cross-sectional view taken along line BB′ in FIG. 13 .
- a gate dielectric layer 332 is formed to cover the fin structure 330 .
- the gate dielectric layer 332 can be, for example, a silicon layer or a high-k dielectric layer.
- a gate layer 334 can be formed on the gate dielectric layer 332 .
- the gate layer 334 can include a variety of conductive materials, such as polysilicon or metal.
- the non-planar transistor 340 includes a substrate 300 , at least a fin structure 330 , a gate dielectric layer 332 , a gate 334 , a source/drain region 336 , at least a fin-STI 326 and an STI 323 .
- An active region such as the first region 400 and an isolation region such as the third region 402 are defined on the substrate 300 .
- At least a second trench 320 is disposed in the active region and a sixth trench 323 is disposed in the isolation region, wherein the sixth trench 323 is deeper than the second trench 320 .
- An insulation layer 327 is disposed in the second trench 320 and the sixth trench 323 , wherein the insulation layer 327 in the second trench 320 (fin-STI 326 ) is level with that in the sixth trench 323 (STI 328 ).
- the fin structure 330 is disposed between each of the two second trenches 320 and protrudes over the fin-STI 326 .
- the gate 334 is disposed on the fin structure 330 and the gate dielectric layer 332 is disposed between the gate 334 and the fin structure 330 .
- the second protruding structure 324 has an upper portion 324 a having a substantial vertical sidewall, and a lower portion 324 b having a tilted sidewall.
- the upper potion 324 a has a height between 200 and 400 angstroms and the lower potion 324 b has a height between 1000 and 2000 angstroms.
- an upper surface of the insulation layer 327 is level with the boundary between the upper portion 324 a and the lower portion 324 b. In another embodiment, the upper surface of the insulation layer 327 is higher than the lower portion 324 b.
Abstract
Description
- 1. Field of the Invention
- The present invention is related to a method of forming a fin structure of a non-planar transistor, and more particularly, to a method of forming at least a fin structure having nearly identical critical dimension (CD).
- 2. Description of the Prior Art
- In recent years, as various kinds of consumer electronic products are being constantly modified towards increased miniaturization, the size of semiconductor components are modified to be reduced accordingly, in order to meet high integration, high performance, low power consumption, and the demands of products.
- However, with the increasing miniaturization of electronic products, current planar FETs no longer meet the requirements of the products. Thus, non-planar FETs such as Fin-shaped FETs (Fin-FET) have been developed, which includes a three-dimensional channel structure. The manufacturing processes of Fin-FET devices can be integrated into traditional logic device processes, and thus are more compatible. In addition, since the three-dimensional structure of the Fin-FET increases the overlapping area between the gate and the substrate, the channel region is controlled more effectively. This therefore reduces drain-induced barrier lowering (DIBL) effect and short channel effect. Moreover, the channel region is longer for the same gate length. Therefore, the current between the source and the drain is increased. In recent years, the development of the Fin-FETS is still aiming to be used in devices with smaller scales.
- However, some issues, such as poor CD uniformity of the fin structures of Fin-FETs, are still problems that should be overcome.
- It is one objective of the present invention to provide a method of forming at least a fin structure having nearly identical CD.
- According to one embodiment, a method of forming a fin structure is provided. First, a substrate is provided, wherein a first region, a second region encompassing the first region, and a third region encompassing the second region are defined on the substrate. Then, a plurality of first trenches having a first depth are formed in the first region and the second region, wherein each two first trenches defines a first fin structure. The first fin structure in the second region is removed. Lastly, the first trenches are deepened to form a plurality of second trenches having a second depth, wherein each two second trenches define a second fin structure.
- According to another embodiment of the present invention, a non-planar transistor is provided. The non-planar transistor comprises a substrate, a plurality of second trenches, a sixth trench, an insulation layer, a conductive layer and a gate dielectric layer. The substrate has an active region and an isolation region, wherein the isolation region encompasses the active region. The second trenches are disposed in the substrate in active region, wherein a portion of the substrate between each two second trenches is defined as a second fin structure. The sixth trench is disposed in the substrate in the isolation region, wherein the sixth trench is deeper than the second trench. An insulation layer is disposed in the second trench and the sixth trench, wherein the insulation layer in the second trench is level with that in the sixth trench. A portion of the second fin structure that protrudes over the insulation layer is defined as a fin structure. The conductive layer is disposed on the fin structure. The gate dielectric layer is disposed between the fin structure and the conductive layer.
- By using the method set forth in the present invention, the CD of the fin structures can be uniform and the quality of the devices can be improved.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 toFIG. 8 are schematic diagrams of the fabrication method of a non-planar transistor according to the first embodiment in the present invention. -
FIG. 9 toFIG. 13 are schematic diagrams of the fabrication method of a non-planar transistor according to the second embodiment in the present invention. - To provide a better understanding of the present invention, preferred embodiments will be made in detail. The preferred embodiments of the present invention are illustrated in the accompanying drawings with numbered elements.
- Please refer to
FIG. 1 toFIG. 8 , which are schematic diagrams of the fabrication method of a non-planar FET according to the first embodiment in the present invention. As shown inFIG. 1 , asubstrate 300 is provided. In one embodiment, thesubstrate 300 can be a silicon substrate, an epitaxial silicon substrate, a silicon germanium substrate or a silicon carbide substrate, but is not limited thereto. Afirst region 400, asecond region 402 and athird region 404 are defined on thesubstrate 300. Thesecond region 402 is disposed between thefirst region 400 and thethird region 404 so that thesecond region 402 encompasses thefirst region 400, and thethird region 404 encompasses both thefirst region 400 and thesecond region 402. A patternedmask layer 302 is formed on thesubstrate 300. For example, a layer such as a silicon nitride (SiN) layer, a silicon oxynitride (SiON), silicon carbide (SiC) or an advanced pattern film (APF) provided by Applied Materials, is formed on thesubstrate 300 and a photo-etching-process (PEP) is performed to pattern themask layer 302. In another embodiment, the method of forming the patternedmask layer 302 can include other processes such as a sidewall image transferring (SIT) process. Themask layer 302 contains a plurality ofpatterns 304, preferably stripe patterns that are parallel to each other in thefirst region 400 and thesecond region 402. In one embodiment, thestripe patterns 304 are disposed only in thefirst region 400 and thesecond region 402. As shown inFIG. 1 , due to some manufacturing effects such as “dense-isolation effect” or “micro-loading effect”, the width of thestripe pattern 304 in thesecond region 402 would be a little larger than those in thefirst region 400. - As shown in
FIG. 2 , an etching process is performed by using themask layer 302 as a mask to pattern thesubstrate 300, thereby forming a plurality offirst trenches 306 in thefirst region 400 and thesecond region 402, and athird trench 308 in thethird region 404. By adjusting the etching recipe or the etching rate, thefirst trench 306 preferably has a substantial vertical sidewall. In one embodiment, eachfirst trench 306 has a depth dl (from bottom surface of thefirst trench 306 to a top surface of the substrate 300) which is substantially between 200 and 400 angstroms, preferably 300 and 350 angstroms. Simultaneously, the portion of thesubstrate 300 between each of the twofirst trenches 306 becomes a first protruding structure 310 (in the present invention, “the protruding structure” can also called “the fin structure” since themask layer 302 has stripe patterns 304). - Next, the
first protruding structures 310 in thesecond region 402 are removed. As shown inFIG. 3 toFIG. 4 , a photo-etching-process (PEP) using a tri-layerphotoresist material 318 is used for example. In one embodiment, the tri-layerphotoresist material 318 contains aphotoresist layer 316, an anti-reflection coating (ARC) 314 and anauxiliary mask layer 312. In one embodiment, thephotoresist layer 316 is a photoresist material suitable for light source having a wavelength of 193 nm. TheARC layer 314 includes a silicon-containing hard-mask bottom anti-reflection coating (SHB) layer and theauxiliary mask layer 312 includes an organic dielectric layer (ODL) provided by Shin-Etsu Chemical Co. Ltd., wherein the SHB layer is disposed directly under the photoresist layer to serve as a BARC and a mask layer, and the ODL layer is an organic underlayer, i.e., a hydrocarbon layer, which is used to serve as an auxiliary mask layer. As shown inFIG. 3 , thephotoresist layer 316 undergoes an exposure process and a development process to remove thephotoresist layer 316 in thesecond region 402 and thethird region 404. Then, as shown inFIG. 4 , at least one etching process is performed by using the patternedphotoresist layer 316 as a mask to sequentially pattern theARC layer 314, theauxiliary mask layer 312, and then remove themask layer 302 and thefirst protruding structure 310 in thesecond region 402. In the present embodiment, the etching process stops on the bottom surface of thethird trench 308, so thethird trench 308 is still level with thefirst trenches 306. Then, the tri-layerphotoresist material 318 is stripped away. It is noted that besides using the tri-layerphotoresist material 318, thefirst protruding structure 310 in thesecond region 402 can be removed by other methods. - As shown in
FIG. 5 , an etching process is performed by using the patternedmask layer 302 as a mask to simultaneously deepen thefirst trenches 306 and thethird trench 308. Eachfirst trench 306 in thefirst region 400 becomes asecond trench 320, thethird trench 308 in thesecond region 402 and thethird region 404 becomes afourth trench 322, and the firstprotruding structure 310 becomes a secondprotruding structure 324. In one embodiment, eachsecond trench 320 has a depth d2 which is substantially between 1200 angstroms and 2500 angstroms. In the present embodiment, the etching rate of forming thesecond trench 320 can be faster than that of forming thefirst trench 306, so the lower portion of thesecond trench 320 may include tilted sidewalls. - As shown in
FIG. 6 , aninsulation layer 327 is filled into thesecond trenches 320 and thefourth trench 322 to form a plurality of fin-STIs (shallow trench isolation) 326 in thesecond trench 320 and anSTI 328 in thefourth trench 322. For example, an insulation layer containing SiO2 is deposited on thesubstrate 300 to completely fill thesecond trenches 320 and thefourth trench 322. Then, a planarization process including an etching back step is performed to remove a part of theinsulation layer 327 until exposing the second protrudingstructures 324. Preferably, theinsulation layer 327 in thesecond trench 320 has a thickness equal to or greater than the second depth d2. That is, the exposed portion of the secondprotruding structure 324 has a height h3, and the height h3 is substantially equal to the depth d1. In another embodiment, the height h3 can be smaller than the depth d1. Preferably, the portion of the secondprotruding structure 324 having the tilted sidewalls is not exposed. After forming the fin-STIs 326 and theSTI 328, a plurality offin structures 330 are therefore formed. Thefin structure 330 refers to the portion of the second protrudingstructures 324 that protrudes over the fin-STIs 326. In other words, thefin structure 330 is the portion of thesubstrate 300 that is exposed and not covered by the fin-STI 326, so thefin structure 330 has a height h3. In one embodiment, themask layer 302 can be removed after forming thefin structures 330. In another embodiment, themask layer 302 can remain. - Then, please see
FIG. 7 andFIG. 8 , whereinFIG. 8 is a three dimensional view of the non-planar transistor andFIG. 7 is a cross-sectional view taken along line AA′ inFIG. 8 . Agate dielectric layer 332 is then formed to cover thefin structure 330. Thegate dielectric layer 332 can be, for example, a silicon layer or a high-k dielectric layer. Then, agate layer 334 can be formed on thegate dielectric layer 332. Thegate layer 334 can include a variety of conductive materials, such as poly-silicon or metal. Next, after patterning thegate layer 334 to form the required gate structure, an ion implantation process is carried out to form the source/drain region 336 in thefin structure 330 as shown inFIG. 8 . Through the above steps, anon-planar transistor 338 is completed. In the subsequent steps, an inter-layer dielectric (ILD) layer (not shown) can be further formed on thenon-planar transistor 338, and a plurality of contact holes (not shown) are formed therein to provide appropriate input/output pathway toward outer circuits. - By using the method in the present invention, some drawbacks in conventional arts can be avoided. For example, in conventional arts, only an etching process is performed by using a patterned mask layer to directly form the second protruding structures. However, due to the “dense-isolation effect” or “micro-loading effect”, the width of the patterned mask layer in the second region will be larger (as shown
FIG. 1 ), so the CD of the second protruding structures in the second region will become larger as well. Thus, the present invention includes the step of removing the firstprotruding structure 310 in thesecond region 402, so as to keep the CD uniformity of thefin structure 330. - Moreover, because the second protruding structures in conventional arts are formed by one single etching process, the second protruding structure in conventional arts is easy to have tapered sidewalls, especially those at the edge of the second protruding structures. Accordingly, the present invention uses two separated etching steps to form the second protruding
structures 324. Since thefin structure 330 only refers to the upper portion of the second protrudingstructures 324 which has vertical sidewalls, the CD of thefin structure 330 can be on target and meet the desired value. - It is another salient feature that the step of removing the
first fin structures 310 in the second region 402 (FIG. 3 toFIG. 4 ) is performed between the etching step for forming the first trench 306 (FIG. 2 ) and the etching step for forming the second trench 320 (FIG. 6 ). If the removing step is performed before the two etching steps, the edge CD problem may still occur. If the removing step is performed after the two etching steps, the removing step can not completely remove the fin structure since the trench is too deep and a silicon pillar structure will remain in the second region. Accordingly, the method in the present invention can ensure the CD of the fin structures and therefore upgrade the quality of the devices. - Please refer to
FIG. 9 toFIG. 12 , which are schematic diagrams of the fabrication method of a non-planar FET according to the second embodiment in the present invention. The previous steps in the second embodiment are similar to those in the first embodiment as inFIG. 1 toFIG. 3 . After the steps inFIG. 1 toFIG. 3 , please seeFIG. 9 . At least one etching process is performed by using the patternedphotoresist layer 316 as a mask to sequentially pattern theARC layer 314, theauxiliary mask layer 312, and then remove themask layer 302 and the firstprotruding structure 310 in thesecond region 402. In the present embodiment, the etching process further removes thesubstrate 300 in thesecond region 402 and thethird region 404, thereby forming afifth trench 309 in thesecond region 402 and thethird region 404. Thefifth trench 309 is not level with thefirst trench 306 but is deeper than thefirst trench 306. - As shown in
FIG. 10 , an etching process is performed by using the patternedmask layer 302 as a mask to simultaneously deepen thefirst trenches 306 and thefifth trench 309. In thefirst region 400, eachfirst trench 306 is deepened to form asecond trench 320. In thesecond region 402 and the third region, thefifth trench 309 is deepened to form asixth trench 323. It is understood that thesixth trench 323 is also deeper than thesecond trench 320. Each first protrudingstructure 310 becomes a secondprotruding structure 324. In one embodiment, eachsecond trench 320 has a depth d2 which is substantially between 1200 angstroms and 2500 angstroms. The etching rate of forming thesecond trench 320 is faster than that of forming thefirst trench 306, so the lower portion of thesecond trench 320 may include tilted sidewalls. - As shown in
FIG. 11 , aninsulation layer 327 is filled into thesecond trenches 320 and thesixth trench 323 to form a plurality of fin-STIs 326 in thesecond trench 320 and anSTI 328 in thesixth trench 322. For example, an insulation layer containing SiO2 is deposited on thesubstrate 300 to completely fill thesecond trenches 320 and thesixth trench 323. Then, a planarization process including an etching back step is performed to remove a part of the insulation layer until exposing the second protrudingstructures 324. In one embodiment, the second protrudingstructures 324 having a height h3 is exposed, wherein the height h3 is substantially equal to or smaller than the first depth d1. After forming the fin-STIs 326 and theSTI 328, a plurality offin structures 330 are formed simultaneously. Thefin structure 330 refers to each upper portion of the second protrudingstructures 324 that protrudes over the fin-STIs 326. In other words, thefin structure 330 is the portion of thesubstrate 300 that is exposed and not covered by the fin-STI 326. In one embodiment, themask layer 302 can be removed after forming thefin structures 330. In another embodiment, themask layer 302 can remain. - Then, please see
FIG. 12 andFIG. 13 , whereinFIG. 13 is a three dimensional view of the non-planar transistor andFIG. 12 is a cross-sectional view taken along line BB′ inFIG. 13 . Agate dielectric layer 332 is formed to cover thefin structure 330. Thegate dielectric layer 332 can be, for example, a silicon layer or a high-k dielectric layer. Then, agate layer 334 can be formed on thegate dielectric layer 332. Thegate layer 334 can include a variety of conductive materials, such as polysilicon or metal. Next, after patterning thegate layer 334 to form the required gate structure, an ion implantation process is carried out to form the source/drain region 336 in thefin structure 330 as shown inFIG. 13 . Through the above steps, the Fin-FET 340 structure inFIG. 13 can be provided. - As shown in
FIG. 13 , thenon-planar transistor 340 includes asubstrate 300, at least afin structure 330, agate dielectric layer 332, agate 334, a source/drain region 336, at least a fin-STI 326 and anSTI 323. An active region such as thefirst region 400 and an isolation region such as thethird region 402 are defined on thesubstrate 300. At least asecond trench 320 is disposed in the active region and asixth trench 323 is disposed in the isolation region, wherein thesixth trench 323 is deeper than thesecond trench 320. Aninsulation layer 327 is disposed in thesecond trench 320 and thesixth trench 323, wherein theinsulation layer 327 in the second trench 320 (fin-STI 326) is level with that in the sixth trench 323 (STI 328). Thefin structure 330 is disposed between each of the twosecond trenches 320 and protrudes over the fin-STI 326. Thegate 334 is disposed on thefin structure 330 and thegate dielectric layer 332 is disposed between thegate 334 and thefin structure 330. In one embodiment, the secondprotruding structure 324 has anupper portion 324 a having a substantial vertical sidewall, and alower portion 324 b having a tilted sidewall. Theupper potion 324 a has a height between 200 and 400 angstroms and thelower potion 324 b has a height between 1000 and 2000 angstroms. In one embodiment, an upper surface of theinsulation layer 327 is level with the boundary between theupper portion 324 a and thelower portion 324 b. In another embodiment, the upper surface of theinsulation layer 327 is higher than thelower portion 324 b. - Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/863,393 US8853015B1 (en) | 2013-04-16 | 2013-04-16 | Method of forming a FinFET structure |
US14/470,957 US9117909B2 (en) | 2013-04-16 | 2014-08-28 | Non-planar transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/863,393 US8853015B1 (en) | 2013-04-16 | 2013-04-16 | Method of forming a FinFET structure |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/470,957 Division US9117909B2 (en) | 2013-04-16 | 2014-08-28 | Non-planar transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
US8853015B1 US8853015B1 (en) | 2014-10-07 |
US20140306272A1 true US20140306272A1 (en) | 2014-10-16 |
Family
ID=51626914
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/863,393 Active US8853015B1 (en) | 2013-04-16 | 2013-04-16 | Method of forming a FinFET structure |
US14/470,957 Active US9117909B2 (en) | 2013-04-16 | 2014-08-28 | Non-planar transistor |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/470,957 Active US9117909B2 (en) | 2013-04-16 | 2014-08-28 | Non-planar transistor |
Country Status (1)
Country | Link |
---|---|
US (2) | US8853015B1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160211379A1 (en) * | 2015-01-15 | 2016-07-21 | Jung-Gun You | Semiconductor device having asymmetric fin-shaped pattern |
KR20160093374A (en) * | 2015-01-29 | 2016-08-08 | 삼성전자주식회사 | Semiconductor device |
CN106252391A (en) * | 2015-06-09 | 2016-12-21 | 联华电子股份有限公司 | Semiconductor structure and preparation method thereof |
US9564340B2 (en) | 2015-02-03 | 2017-02-07 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
US9768169B2 (en) | 2014-12-30 | 2017-09-19 | Samsung Electronics Co., Ltd. | Semiconductor devices and fabricating methods thereof |
US11956937B2 (en) | 2015-09-18 | 2024-04-09 | Samsung Electronics Co., Ltd. | Semiconductor device having fin-type pattern with varying widths along a center vertical line thereof |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8853015B1 (en) * | 2013-04-16 | 2014-10-07 | United Microelectronics Corp. | Method of forming a FinFET structure |
KR20140142423A (en) * | 2013-06-03 | 2014-12-12 | 삼성전자주식회사 | Semiconductor device and fabricated method thereof |
CN104733310B (en) * | 2013-12-18 | 2017-11-03 | 中芯国际集成电路制造(北京)有限公司 | The forming method of fin field effect pipe |
US9385235B2 (en) * | 2014-05-30 | 2016-07-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Fin field effect transistor (FinFET) device and method for forming the same |
KR102235614B1 (en) | 2014-09-17 | 2021-04-02 | 삼성전자주식회사 | Integrated circuit device and method of manufacturing the same |
KR102291571B1 (en) | 2015-01-13 | 2021-08-18 | 삼성전자주식회사 | Semiconductor device and the fabricating method thereof |
US9922868B2 (en) * | 2015-03-19 | 2018-03-20 | Globalfoundries Singapore Pte. Ltd. | Integrated circuits using silicon on insulator substrates and methods of manufacturing the same |
KR20170021060A (en) | 2015-08-17 | 2017-02-27 | 삼성전자주식회사 | Semiconductor device |
US9905641B2 (en) * | 2015-09-15 | 2018-02-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and manufacturing method thereof |
KR102262830B1 (en) | 2015-11-03 | 2021-06-08 | 삼성전자주식회사 | Semiconductor device |
TW201739047A (en) * | 2016-04-21 | 2017-11-01 | 聯華電子股份有限公司 | Field effect transistor |
KR102481479B1 (en) * | 2016-04-29 | 2022-12-26 | 삼성전자 주식회사 | Integrated circuit device and method of manufacturing the same |
US9685440B1 (en) * | 2016-06-29 | 2017-06-20 | International Business Machines Corporation | Forming fins utilizing alternating pattern of spacers |
KR102330087B1 (en) * | 2017-04-03 | 2021-11-22 | 삼성전자주식회사 | Semiconductor device and method for fabricating the same |
CN112071805A (en) * | 2019-06-10 | 2020-12-11 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and method of forming the same |
Family Cites Families (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6043138A (en) | 1996-09-16 | 2000-03-28 | Advanced Micro Devices, Inc. | Multi-step polysilicon deposition process for boron penetration inhibition |
US6967351B2 (en) | 2001-12-04 | 2005-11-22 | International Business Machines Corporation | Finfet SRAM cell using low mobility plane for cell stability and method for forming |
US6492216B1 (en) | 2002-02-07 | 2002-12-10 | Taiwan Semiconductor Manufacturing Company | Method of forming a transistor with a strained channel |
US6762483B1 (en) | 2003-01-23 | 2004-07-13 | Advanced Micro Devices, Inc. | Narrow fin FinFET |
TWI231994B (en) | 2003-04-04 | 2005-05-01 | Univ Nat Taiwan | Strained Si FinFET |
US6911383B2 (en) | 2003-06-26 | 2005-06-28 | International Business Machines Corporation | Hybrid planar and finFET CMOS devices |
JP2005086024A (en) | 2003-09-09 | 2005-03-31 | Toshiba Corp | Semiconductor device and method for manufacturing same |
US7361958B2 (en) | 2004-09-30 | 2008-04-22 | Intel Corporation | Nonplanar transistors with metal gate electrodes |
US20060099830A1 (en) | 2004-11-05 | 2006-05-11 | Varian Semiconductor Equipment Associates, Inc. | Plasma implantation using halogenated dopant species to limit deposition of surface layers |
US7091551B1 (en) | 2005-04-13 | 2006-08-15 | International Business Machines Corporation | Four-bit FinFET NVRAM memory device |
US7569443B2 (en) | 2005-06-21 | 2009-08-04 | Intel Corporation | Complementary metal oxide semiconductor integrated circuit using raised source drain and replacement metal gate |
US7247887B2 (en) | 2005-07-01 | 2007-07-24 | Synopsys, Inc. | Segmented channel MOS transistor |
US7352034B2 (en) | 2005-08-25 | 2008-04-01 | International Business Machines Corporation | Semiconductor structures integrating damascene-body FinFET's and planar devices on a common substrate and methods for forming such semiconductor structures |
US7309626B2 (en) | 2005-11-15 | 2007-12-18 | International Business Machines Corporation | Quasi self-aligned source/drain FinFET process |
US7547947B2 (en) | 2005-11-15 | 2009-06-16 | International Business Machines Corporation | SRAM cell |
DE102006001680B3 (en) | 2006-01-12 | 2007-08-09 | Infineon Technologies Ag | Manufacturing method for a FinFET transistor arrangement and corresponding FinFET transistor arrangement |
WO2007122567A1 (en) | 2006-04-26 | 2007-11-01 | Nxp B.V. | Non-volatile memory device |
US7569857B2 (en) | 2006-09-29 | 2009-08-04 | Intel Corporation | Dual crystal orientation circuit devices on the same substrate |
US7470570B2 (en) | 2006-11-14 | 2008-12-30 | International Business Machines Corporation | Process for fabrication of FinFETs |
US7968952B2 (en) | 2006-12-29 | 2011-06-28 | Intel Corporation | Stressed barrier plug slot contact structure for transistor performance enhancement |
US20090124097A1 (en) | 2007-11-09 | 2009-05-14 | International Business Machines Corporation | Method of forming narrow fins in finfet devices with reduced spacing therebetween |
US8987092B2 (en) | 2008-04-28 | 2015-03-24 | Spansion Llc | Methods for fabricating memory cells having fin structures with semicircular top surfaces and rounded top corners and edges |
US8048723B2 (en) | 2008-12-05 | 2011-11-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Germanium FinFETs having dielectric punch-through stoppers |
US8268729B2 (en) | 2008-08-21 | 2012-09-18 | International Business Machines Corporation | Smooth and vertical semiconductor fin structure |
US7915112B2 (en) | 2008-09-23 | 2011-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal gate stress film for mobility enhancement in FinFET device |
US20100167506A1 (en) | 2008-12-31 | 2010-07-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Inductive plasma doping |
US8110466B2 (en) * | 2009-10-27 | 2012-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Cross OD FinFET patterning |
US8946829B2 (en) * | 2011-10-14 | 2015-02-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Selective fin-shaping process using plasma doping and etching for 3-dimensional transistor applications |
US8872280B2 (en) * | 2012-07-31 | 2014-10-28 | United Microelectronics Corp. | Non-planar FET and manufacturing method thereof |
US8853015B1 (en) * | 2013-04-16 | 2014-10-07 | United Microelectronics Corp. | Method of forming a FinFET structure |
-
2013
- 2013-04-16 US US13/863,393 patent/US8853015B1/en active Active
-
2014
- 2014-08-28 US US14/470,957 patent/US9117909B2/en active Active
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10522539B2 (en) | 2014-12-30 | 2019-12-31 | Samsung Electronics Co., Ltd. | Semiconductor devices and fabricating methods thereof |
US10211204B2 (en) | 2014-12-30 | 2019-02-19 | Samsung Electronics Co., Ltd. | Semiconductor devices and fabricating methods thereof |
US9768169B2 (en) | 2014-12-30 | 2017-09-19 | Samsung Electronics Co., Ltd. | Semiconductor devices and fabricating methods thereof |
US9601628B2 (en) * | 2015-01-15 | 2017-03-21 | Samsung Electronics Co., Ltd. | Semiconductor device having asymmetric fin-shaped pattern |
US20170194324A1 (en) * | 2015-01-15 | 2017-07-06 | Samsung Electronics Co., Ltd. | Semiconductor Device Having Asymmetric FIN-Shaped Pattern |
US10692864B2 (en) | 2015-01-15 | 2020-06-23 | Samsung Electronics Co., Ltd. | Semiconductor device having asymmetric fin-shaped pattern |
US20160211379A1 (en) * | 2015-01-15 | 2016-07-21 | Jung-Gun You | Semiconductor device having asymmetric fin-shaped pattern |
US10199377B2 (en) * | 2015-01-15 | 2019-02-05 | Samsung Electronics Co., Ltd. | Semiconductor device having asymmetric fin-shaped pattern |
US10910373B2 (en) | 2015-01-15 | 2021-02-02 | Samsung Electronics Co., Ltd. | Semiconductor device having asymmetric fin-shaped pattern |
KR20160093374A (en) * | 2015-01-29 | 2016-08-08 | 삼성전자주식회사 | Semiconductor device |
KR102276905B1 (en) * | 2015-01-29 | 2021-07-12 | 삼성전자주식회사 | Semiconductor device |
US9564340B2 (en) | 2015-02-03 | 2017-02-07 | Samsung Electronics Co., Ltd. | Method of manufacturing semiconductor device |
CN106252391A (en) * | 2015-06-09 | 2016-12-21 | 联华电子股份有限公司 | Semiconductor structure and preparation method thereof |
US11956937B2 (en) | 2015-09-18 | 2024-04-09 | Samsung Electronics Co., Ltd. | Semiconductor device having fin-type pattern with varying widths along a center vertical line thereof |
Also Published As
Publication number | Publication date |
---|---|
US9117909B2 (en) | 2015-08-25 |
US20140367798A1 (en) | 2014-12-18 |
US8853015B1 (en) | 2014-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8853015B1 (en) | Method of forming a FinFET structure | |
US10177146B2 (en) | Semiconductor structure with improved punch-through and fabrication method thereof | |
US8354320B1 (en) | Methods of controlling fin height of FinFET devices by performing a directional deposition process | |
US8753940B1 (en) | Methods of forming isolation structures and fins on a FinFET semiconductor device | |
US8969974B2 (en) | Structure and method for FinFET device | |
US20180006063A1 (en) | Semiconductor device and finfet transistor | |
CN110323267B (en) | Semiconductor structure and forming method thereof | |
CN107785315B (en) | Method for forming semiconductor structure | |
TW201919230A (en) | Integrated circuit | |
TW201735131A (en) | Method of forming fin structure | |
US20210273097A1 (en) | Semiconductor device | |
US11742414B2 (en) | Semiconductor device with fins | |
TWI728966B (en) | Semiconductor device and method for fabricating the same | |
US10522619B2 (en) | Three-dimensional transistor | |
US11658076B2 (en) | Semiconductor device and fabrication method thereof | |
US9013024B2 (en) | Semiconductor structure and process thereof | |
TW201438071A (en) | Method of forming fin structure | |
TWI703732B (en) | Method for fabricating semiconductor device | |
CN110858608B (en) | Semiconductor device and method of forming the same | |
US10651092B2 (en) | Semiconductor device and fabrication method thereof | |
CN110797261B (en) | Semiconductor structure and forming method thereof | |
CN112652578B (en) | Method for forming semiconductor structure and transistor | |
CN109841527B (en) | Semiconductor structure and forming method thereof | |
CN109427679B (en) | Semiconductor structure and forming method thereof | |
CN107492501B (en) | Method for forming fin field effect transistor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUO, LUNG-EN;SU, PO-WEN;WENG, CHEN-YI;AND OTHERS;SIGNING DATES FROM 20130326 TO 20130408;REEL/FRAME:030219/0384 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: MARLIN SEMICONDUCTOR LIMITED, IRELAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNITED MICROELECTRONICS CORPORATION;REEL/FRAME:056991/0292 Effective date: 20210618 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |