US20140117511A1 - Passivation Layer and Method of Making a Passivation Layer - Google Patents

Passivation Layer and Method of Making a Passivation Layer Download PDF

Info

Publication number
US20140117511A1
US20140117511A1 US13/664,311 US201213664311A US2014117511A1 US 20140117511 A1 US20140117511 A1 US 20140117511A1 US 201213664311 A US201213664311 A US 201213664311A US 2014117511 A1 US2014117511 A1 US 2014117511A1
Authority
US
United States
Prior art keywords
layer
sio
silicon
workpiece
depositing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/664,311
Inventor
Kurt Matoy
Hubert Maier
Christian Krenn
Elfriede Kraxner Wellenzohn
Helmut Schoenherr
Juergen Steinbrenner
Markus Kahn
Fister Schlemitz Silvana
Christoph Brunner
Herbert Gietler
Uwe Hoeckele
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US13/664,311 priority Critical patent/US20140117511A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BRUNNER, CHRISTOPH, HOECKELE, UWE, MATOY, KURT, GIETLER, HERBERT, KRENN, CHRISTIAN, MAIER, HUBERT, KRAXNER WELLENZOHN, ELFRIEDE, SCHLEMITZ SILVANA, FISTER, KAHN, MARKUS, SCHOENHERR, HELMUT, STEINBRENNER, JUERGEN
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG CORRECTIVE ASSIGNMENT TO CORRECT THE EIGHTH ASSIGNOR'S NAME FROM SILVANA FISTER SCHLEMITZ TO SILVANA FISTER PREVIOUSLY RECORDED ON REEL 029257 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS' INTEREST. Assignors: FISTER, SILVANA
Priority to DE102013111848.8A priority patent/DE102013111848A1/en
Publication of US20140117511A1 publication Critical patent/US20140117511A1/en
Priority to US14/699,704 priority patent/US9728480B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02057—Cleaning during device manufacture
    • H01L21/0206—Cleaning during device manufacture during, before or after processing of insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02334—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment in-situ cleaning after layer formation, e.g. removing process residues
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291—Oxides or nitrides or carbides, e.g. ceramics, glass

Definitions

  • the present invention relates generally to a layer stack and method for making a layer stack, and, in particular embodiments, to a passivation layer and method for making a passivation layer.
  • a passivation layer on a semiconductor chip or substrate protects the semiconductor chip or substrate from environmental factors and influences.
  • a passivation layer may shield the substrate or semiconductor chip from air or water.
  • a method for manufacturing a passivation layer comprises depositing a first silicon based dielectric layer on a workpiece, the first silicon based dielectric layer comprising nitrogen and depositing in-situ a second silicon based dielectric layer on the first silicon based dielectric layer, the second dielectric layer comprising oxygen.
  • a method for manufacturing a layer stack comprises placing a workpiece in a process chamber. The method further comprising providing a first set of process gases for depositing a SiO x N y layer and without interrupting a plasma power, changing the first set of process gases to a second set of process gases thereby forming a SiO x layer on the SiO x N y layer.
  • a method for manufacturing a layer stack comprises placing a workpiece in a process chamber. The method further comprises turning on a first set of process gases for depositing a SiO x N y layer, plasma-cleaning the workpiece and depositing a dielectric layer on the SiO x N y layer.
  • a semiconductor device comprises a workpiece, a silicon oxynitride layer (SiO x N y ) disposed on the workpiece and a silicon oxide layer (SiO x ) disposed on the silicon oxynitride layer.
  • the workpiece further comprises a transition layer between the silicon oxynitride layer and the silicon oxide layer, wherein the transition layer comprises silicon, oxygen and nitrogen, wherein a concentration of nitrogen in the silicon oxynitride layer is different than a concentration of nitrogen in the transition layer.
  • the stoichiometry of the transition layer may be different than the oxynitride and oxide layer.
  • FIGS. 1 a - 1 c show interface bonds between an silicon oxynitride layer and silicon oxide layer
  • FIG. 2 shows an embodiment of a flow chart of an in-situ process depositing silicon oxynitride and silicon oxide
  • FIG. 3 a shows an embodiment of an interface bond between silicon oxynitride and silicon oxide
  • FIG. 3 b shows an embodiment of a layer stack comprising silicon oxynitride and silicon oxide
  • FIG. 4 shows an embodiment of a flow chart of a deposition process depositing silicon oxynitride and silicon oxide
  • FIG. 5 shows an embodiment of a layer stack comprising silicon oxynitride and silicon oxide.
  • FIG. 1 a shows an interface 130 between a silicon oxynitride layer 110 and a silicon oxide layer 120 .
  • the interface 130 shows a number of bonds 140 after the deposition of the silicon oxide layer 120 on the silicon oxynitride layer 110 .
  • Humidity such as water (H 2 O) may diffuse through the silicon oxide layer 120 and may reduce the number of bonds 140 across the interface 130 (shown in FIG. 1 b ).
  • Blisters 150 may form at the interface 130 reducing the number of bonds 140 even more thereby further weakening the interface 130 (shown in FIG. 1 c ).
  • Embodiments of the present invention may provide a silicon oxynitride/silicon oxide layer stack with a strong interface bond.
  • Embodiments of the present invention provide in-situ deposition methods to form the silicon oxynitride/silicon oxide layer stack.
  • Embodiments of the present invention provide a deposition method to form the silicon oxynitride/silicon oxide layer stack without turning off the plasma power.
  • Other embodiments provide a cleaning step between the deposition of the silicon oxynitride and the silicon oxide.
  • An advantage is that blister formation at the interface between silicon oxynitride and silicon oxide is avoided or substantially reduced.
  • FIG. 2 shows a flow chart 200 of an embodiment of a method to manufacture a semiconductor device.
  • a workpiece is placed into a process chamber.
  • the workpiece comprises a substrate.
  • the substrate may be a semiconductor substrate such as silicon or germanium, or a compound substrate such as SiGe, GaAs, InP, GaN or SiC. Alternatively, the substrate comprises other materials.
  • the substrate may be doped or undoped and may comprise one or more wells.
  • the semiconductor substrate may be a single crystal silicon or a silicon-on insulator (SOI).
  • One or more interconnect metallization layers connected through vias may be arranged on the substrate.
  • the interconnect metallization layers comprise metal lines in a low-k dielectric material or silicon oxide.
  • the workpiece may comprise a discrete device such as a single semiconductor device or an integrated circuit (IC).
  • the workpiece may comprise a semiconductor device such as a MOSFET or a power semiconductor device such as a bipolar transistor, an insulated gate bipolar transistor (IGBT), a power MOSFET, a thyristor or a diode.
  • the workpiece may be a resistor, a protective device, a capacitor, a sensor or a detector, for example.
  • the workpiece may be a system on chip (SoC).
  • the plasma chamber comprises a chemical vapor deposition (CVD) process chamber.
  • the plasma chamber may comprise a plasma enhanced chemical vapor deposition chamber (PE-CVD) or an atmospheric pressure chemical vapor deposition chamber.
  • PE-CVD plasma enhanced chemical vapor deposition chamber
  • CVD provides highly conformal and high quality layers at fast processing times.
  • CVD may coat substrates with regular or irregular shapes.
  • the CVD technique delivers gaseous reactants (precursors) to the surface of a workpiece or substrate where chemical reactions take place under temperature and pressure conditions that are favorable to the thermodynamics of the desired reaction.
  • silicon oxynitride SiO x N y (SiO x N y may include SiO x N y H z ) is deposited on the workpiece.
  • the silicon oxynitride SiO x N y is deposited on the top layer of the interconnect metallization layers.
  • a first parameter setting for the deposition of silicon oxynitride may comprise: Silan (SiH 4 ) [range 20 sccm-1000 sccm], NH 3 [range 20 sccm-1000 sccm], N 2 O [range 20 sccm-1000 sccm], N 2 [range 0-10000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm].
  • the pressure may be set between about 1 Torr and about 10 Torr.
  • the plasma power may be set below about 1000 W at a frequency of 13.56 MHz.
  • the process gases are turned on and flown into the process chamber.
  • silicon oxide SiO x (SiO x may include SiO x H y ) is deposited on the workpiece.
  • the silicon oxide SiO x is deposited directly on the silicon oxynitride SiO x N y .
  • the silicon oxide SiO x is deposited on the silicon oxynitride SiO x N y in an in-situ process.
  • the first parameter setting is changed to a second parameter setting without removing the workpiece from the process chamber.
  • the first parameter setting is changed to a second parameter setting without turning off the plasma power.
  • the second parameter setting of the process chamber may comprise: Silan SiH 4 [range 20 sccm-1000 sccm], N 2 O [range 20 sccm-5000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm].
  • the pressure may be set between about 1 Torr and about 10 Torr.
  • the plasma power may be set below about 700 W at a frequency of 13.56 MHz. In one embodiment the pressure is changed, e.g., lowered in the above mentioned range.
  • the transition layer may comprise the same chemical components as the silicon oxynitride layer, however, in a different ratio or stoichiometry.
  • the transition layer/region may comprise a silicon oxynitride type layer at the bottom of the transition layer and a silicon oxide type layer at the top surface of the transition layer.
  • the nitrogen content of the transition layer may change from the bottom surface to the top surface. In one embodiment, the nitrogen content may gradually change from the bottom surface having a relative high content of nitrogen to the top surface having a relative low content of nitrogen.
  • the transition layer is a thin layer.
  • the transition layer may be about 3 nm to about 40 nm thick.
  • the transition layer may be about 10 nm to about 20 nm thick.
  • the silicon oxynitride layer may be about 100 nm to about 1000 nm thick and the silicon oxide layer may be about 100 nm to about 2000 nm thick.
  • step 208 the workpiece is further processed.
  • a photoresist may be disposed on the passivation layer (silicon oxynitride/silicon oxide layer stack), structured and developed in order to structure and define bond pads for the component or semiconductor device.
  • the workpiece may be further processed in the same process chamber or in a different process chamber.
  • FIG. 3 a shows a passivation layer stack 300 comprising a silicon oxynitride SiO x N y 310 and a silicon oxide SiO x 320 formed according to the method of FIG. 2 .
  • the interface 330 between the silicon oxynitride layer SiO x N y 310 and the silicon oxide layer SiO x 320 comprises a very high number of bonds 340 .
  • the high number of bonds 340 provides a strong interface 330 .
  • Blisters may not form at the interface 330 . Due to the number of bonds being very high the strength of the interface is very high. If the number of bonds is reduced, e.g., by humidity, the reduced number of bonds will still be high to provide a strong interface. For example, the workpiece with such an interface may pass a humidity test for automotive specifications.
  • FIG. 3 b shows a component or a semiconductor device comprising the passivation 300 layer stack on a workpiece 360 .
  • the passivation layer stack 300 comprises the transition layer 370 .
  • the transition layer 370 may be similar to the silicon oxide layer 320 at the upper portion 371 of the transition layer 370 and may be similar to the silicon oxynitride layer 310 at the bottom portion 372 of the transition layer 370 .
  • the nitrogen content of the transition layer 370 may change from the bottom surface to the top surface. In one embodiment, the nitrogen content gradually decreases from the bottom surface to the top surface.
  • FIG. 4 shows an embodiment of a flow chart 400 for forming a passivation layer comprising silicon oxynitride and silicon oxide.
  • a workpiece is placed into a process chamber.
  • the workpiece comprises a substrate.
  • the substrate may be a semiconductor substrate such as silicon or germanium, or a compound substrate such as SiGe, GaAs, InP, GaN or SiC. Alternatively, the substrate comprises other materials.
  • the substrate may be doped or undoped and may comprise one or more wells.
  • the semiconductor substrate may be a single crystal silicon or a silicon-on insulator (SOI).
  • One or more interconnect metallization layers connected through vias may be arranged on the substrate.
  • the interconnect metallization layers comprise metal lines in a low-k dielectric material or silicon oxide.
  • the workpiece may comprise a discrete device such as a single semiconductor device or an integrated circuit (IC).
  • the workpiece may comprise a semiconductor device such as a MOSFET or a power semiconductor device such as a bipolar transistor, an insulated gate bipolar transistor (IGBT), a power MOSFET, a thyristor or a diode.
  • the workpiece may be a resistor, a protective device, a capacitor, a sensor or a detector, for example.
  • the workpiece may be a system on chip (SoC).
  • silicon oxynitride SiO x N y (SiO x N y may comprise SiO x N y H z ) is deposited on the workpiece.
  • the silicon oxynitride SiO x N y is deposited on the top layer of the interconnect metallization layers.
  • a first parameter setting for the deposition of silicon oxynitride may comprise: Silane (SiH 4 ) [range 20-1000 accm], NH 3 [range 20-1000 sccm], N 2 O [range 20-1000 sccm], N 2 [range 0-10000 sccm] and an inert gas (e.g., Ar, He) [0.1-16000 sccm].
  • the pressure may be set between about 1 Torr and about 10 Torr.
  • the plasma power may be set below about 1000 W at a frequency of 13.56 MHz.
  • the process gases are turned on and flown into the process chamber.
  • step 406 the first parameter setting is deactivated.
  • the plasma power is turned off and the process gasses for silicon oxynitride are also turned off.
  • step 408 the workpiece is kept in the process chamber or removed from the process chamber and later placed in the same or a different process chamber.
  • step 410 the workpiece is cleaned.
  • the workpiece is cleaned in a plasma cleaning step.
  • the plasma cleaning comprises nitrous oxide (N 2 O).
  • the process gasses for cleaning may be N 2 O [range 20 sccm-5000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm]; power 100 kW-1.5 kW, pressure: 1 torr-10 torr, and a frequency of 13.56 MHz.
  • an inert gas e.g., Ar, He
  • silicon oxide SiO x (SiO x may comprise SiO x H y ) is deposited on the workpiece.
  • the silicon oxide SiO x is disposed directly on the silicon oxynitride SiO x N y .
  • a second parameter setting is applied to deposit the silicon oxide SiO x .
  • the second parameter setting is different than the first parameter setting.
  • the second parameter setting of the process chamber may comprise: Silane SiH 4 [range 20 sccm-1000 sccm], N 2 O [range 20 sccm-5000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm].
  • the pressure may be set between about 1 Torr and about 10 Torr.
  • the plasma power may be set below about 700 W at a frequency of 13.56 MHz. In one embodiment the pressure is changed, e.g., lowered in the above mentioned range.
  • FIG. 5 shows a component or a semiconductor device comprising a passivation 500 layer stack on a workpiece 560 .
  • the passivation layer stack 500 comprises the SiO, layer 520 is directly disposed on the SiO x N y layer 510 .
  • the silicon oxynitride layer 510 may be about 100 to about 1000 nm thick and the silicon oxide layer 520 may be about 100 to about 2000 nm thick.
  • Depositing SiO x on the SiO x N y layer after the cleaning step does not form a transition layer or a transition region between the silicon oxide layer 510 and the silicon oxynitride layer 520 .
  • step 414 the workpiece is further processed.
  • a photoresist may be disposed on the passivation layer (silicon oxynitride/silicon oxide layer stack), structured and developed in order to structure and define bond pads for the component or semiconductor device.
  • the workpiece may be further processed in the same process chamber or in a different process chamber.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Ceramic Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

A passivation layer and a method of making a passivation layer are disclosed. In one embodiment the method for manufacturing a passivation layer includes depositing a first silicon based dielectric layer on a workpiece, the first silicon based dielectric layer comprising nitrogen, and depositing in-situ a second silicon based dielectric layer on the first silicon based dielectric layer, the second dielectric layer comprising oxygen.

Description

    TECHNICAL FIELD
  • The present invention relates generally to a layer stack and method for making a layer stack, and, in particular embodiments, to a passivation layer and method for making a passivation layer.
    • BACKGROUND
  • Forming a passivation layer on a semiconductor chip or substrate protects the semiconductor chip or substrate from environmental factors and influences. For example, a passivation layer may shield the substrate or semiconductor chip from air or water.
    • SUMMARY OF THE INVENTION
  • In accordance with an embodiment of the present invention, a method for manufacturing a passivation layer comprises depositing a first silicon based dielectric layer on a workpiece, the first silicon based dielectric layer comprising nitrogen and depositing in-situ a second silicon based dielectric layer on the first silicon based dielectric layer, the second dielectric layer comprising oxygen.
  • In accordance with an embodiment of the present invention, a method for manufacturing a layer stack comprises placing a workpiece in a process chamber. The method further comprising providing a first set of process gases for depositing a SiOxNy layer and without interrupting a plasma power, changing the first set of process gases to a second set of process gases thereby forming a SiOx layer on the SiOxNy layer.
  • In accordance with an embodiment of the present invention, a method for manufacturing a layer stack comprises placing a workpiece in a process chamber. The method further comprises turning on a first set of process gases for depositing a SiOxNy layer, plasma-cleaning the workpiece and depositing a dielectric layer on the SiOxNy layer.
  • In accordance with an embodiment of the present invention, a semiconductor device comprises a workpiece, a silicon oxynitride layer (SiOxNy) disposed on the workpiece and a silicon oxide layer (SiOx) disposed on the silicon oxynitride layer. The workpiece further comprises a transition layer between the silicon oxynitride layer and the silicon oxide layer, wherein the transition layer comprises silicon, oxygen and nitrogen, wherein a concentration of nitrogen in the silicon oxynitride layer is different than a concentration of nitrogen in the transition layer. The stoichiometry of the transition layer may be different than the oxynitride and oxide layer.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
  • FIGS. 1 a-1 c show interface bonds between an silicon oxynitride layer and silicon oxide layer;
  • FIG. 2 shows an embodiment of a flow chart of an in-situ process depositing silicon oxynitride and silicon oxide;
  • FIG. 3 a shows an embodiment of an interface bond between silicon oxynitride and silicon oxide;
  • FIG. 3 b shows an embodiment of a layer stack comprising silicon oxynitride and silicon oxide;
  • FIG. 4 shows an embodiment of a flow chart of a deposition process depositing silicon oxynitride and silicon oxide; and
  • FIG. 5 shows an embodiment of a layer stack comprising silicon oxynitride and silicon oxide.
    •  DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS
  • The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
  • The present invention will be described with respect to embodiments in a specific context, namely a passivation layer or passivation layer stack. The invention may also be applied, however, to other layers or layer stacks.
  • A problem with the conventional passivation layer of a semiconductor device is that blisters may form between the silicon oxynitride and the silicon oxide. FIG. 1 a shows an interface 130 between a silicon oxynitride layer 110 and a silicon oxide layer 120. The interface 130 shows a number of bonds 140 after the deposition of the silicon oxide layer 120 on the silicon oxynitride layer 110. Humidity such as water (H2O) may diffuse through the silicon oxide layer 120 and may reduce the number of bonds 140 across the interface 130 (shown in FIG. 1 b). Blisters 150 may form at the interface 130 reducing the number of bonds 140 even more thereby further weakening the interface 130 (shown in FIG. 1 c).
  • Embodiments of the present invention may provide a silicon oxynitride/silicon oxide layer stack with a strong interface bond. Embodiments of the present invention provide in-situ deposition methods to form the silicon oxynitride/silicon oxide layer stack. Embodiments of the present invention provide a deposition method to form the silicon oxynitride/silicon oxide layer stack without turning off the plasma power. Other embodiments provide a cleaning step between the deposition of the silicon oxynitride and the silicon oxide.
  • An advantage is that blister formation at the interface between silicon oxynitride and silicon oxide is avoided or substantially reduced.
  • FIG. 2 shows a flow chart 200 of an embodiment of a method to manufacture a semiconductor device.
  • In a first step 202 a workpiece is placed into a process chamber. The workpiece comprises a substrate. The substrate may be a semiconductor substrate such as silicon or germanium, or a compound substrate such as SiGe, GaAs, InP, GaN or SiC. Alternatively, the substrate comprises other materials. The substrate may be doped or undoped and may comprise one or more wells. The semiconductor substrate may be a single crystal silicon or a silicon-on insulator (SOI). One or more interconnect metallization layers connected through vias may be arranged on the substrate. The interconnect metallization layers comprise metal lines in a low-k dielectric material or silicon oxide.
  • The workpiece may comprise a discrete device such as a single semiconductor device or an integrated circuit (IC). For example, the workpiece may comprise a semiconductor device such as a MOSFET or a power semiconductor device such as a bipolar transistor, an insulated gate bipolar transistor (IGBT), a power MOSFET, a thyristor or a diode. Alternatively, the workpiece may be a resistor, a protective device, a capacitor, a sensor or a detector, for example. The workpiece may be a system on chip (SoC).
  • In one embodiment the plasma chamber comprises a chemical vapor deposition (CVD) process chamber. For example, the plasma chamber may comprise a plasma enhanced chemical vapor deposition chamber (PE-CVD) or an atmospheric pressure chemical vapor deposition chamber. CVD provides highly conformal and high quality layers at fast processing times. CVD may coat substrates with regular or irregular shapes. In one embodiment the CVD technique delivers gaseous reactants (precursors) to the surface of a workpiece or substrate where chemical reactions take place under temperature and pressure conditions that are favorable to the thermodynamics of the desired reaction.
  • The workpiece is then passivated. In step 204 silicon oxynitride SiOxNy (SiOxNy may include SiOxNy Hz) is deposited on the workpiece. For example, the silicon oxynitride SiOxNy is deposited on the top layer of the interconnect metallization layers. A first parameter setting for the deposition of silicon oxynitride may comprise: Silan (SiH4) [range 20 sccm-1000 sccm], NH3 [range 20 sccm-1000 sccm], N2O [range 20 sccm-1000 sccm], N2 [range 0-10000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm]. The pressure may be set between about 1 Torr and about 10 Torr. The plasma power may be set below about 1000 W at a frequency of 13.56 MHz. The process gases are turned on and flown into the process chamber.
  • In step 206 silicon oxide SiOx (SiOx may include SiOxHy) is deposited on the workpiece. For example, the silicon oxide SiOx is deposited directly on the silicon oxynitride SiOxNy. The silicon oxide SiOx is deposited on the silicon oxynitride SiOxNy in an in-situ process. The first parameter setting is changed to a second parameter setting without removing the workpiece from the process chamber. Moreover, the first parameter setting is changed to a second parameter setting without turning off the plasma power.
  • In one embodiment some of the first process gasses are turned off while others remain on. Moreover, the remaining parameter set may be changed to an oxide mode. The second parameter setting of the process chamber may comprise: Silan SiH4 [range 20 sccm-1000 sccm], N2O [range 20 sccm-5000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm]. The pressure may be set between about 1 Torr and about 10 Torr. The plasma power may be set below about 700 W at a frequency of 13.56 MHz. In one embodiment the pressure is changed, e.g., lowered in the above mentioned range.
  • When switching from the first parameter set for silicon oxynitride to the second parameter set for silicon oxide residual gasses are still available in the process chamber. The residual gases together with the oxide process gases, produce a transition layer or a transition region between the silicon oxynitride layer and the silicon oxide layer.
  • The transition layer may comprise the same chemical components as the silicon oxynitride layer, however, in a different ratio or stoichiometry.
  • The transition layer/region may comprise a silicon oxynitride type layer at the bottom of the transition layer and a silicon oxide type layer at the top surface of the transition layer. The nitrogen content of the transition layer may change from the bottom surface to the top surface. In one embodiment, the nitrogen content may gradually change from the bottom surface having a relative high content of nitrogen to the top surface having a relative low content of nitrogen.
  • In one embodiment, the transition layer is a thin layer. For example, the transition layer may be about 3 nm to about 40 nm thick. Alternatively, the transition layer may be about 10 nm to about 20 nm thick. The silicon oxynitride layer may be about 100 nm to about 1000 nm thick and the silicon oxide layer may be about 100 nm to about 2000 nm thick.
  • In step 208 the workpiece is further processed. For example, a photoresist may be disposed on the passivation layer (silicon oxynitride/silicon oxide layer stack), structured and developed in order to structure and define bond pads for the component or semiconductor device. The workpiece may be further processed in the same process chamber or in a different process chamber.
  • FIG. 3 a shows a passivation layer stack 300 comprising a silicon oxynitride SiOxNy 310 and a silicon oxide SiO x 320 formed according to the method of FIG. 2. The interface 330 between the silicon oxynitride layer SiOxNy 310 and the silicon oxide layer SiO x 320 comprises a very high number of bonds 340. The high number of bonds 340 provides a strong interface 330. Blisters may not form at the interface 330. Due to the number of bonds being very high the strength of the interface is very high. If the number of bonds is reduced, e.g., by humidity, the reduced number of bonds will still be high to provide a strong interface. For example, the workpiece with such an interface may pass a humidity test for automotive specifications.
  • FIG. 3 b shows a component or a semiconductor device comprising the passivation 300 layer stack on a workpiece 360. The passivation layer stack 300 comprises the transition layer 370. The transition layer 370 may be similar to the silicon oxide layer 320 at the upper portion 371 of the transition layer 370 and may be similar to the silicon oxynitride layer 310 at the bottom portion 372 of the transition layer 370. The nitrogen content of the transition layer 370 may change from the bottom surface to the top surface. In one embodiment, the nitrogen content gradually decreases from the bottom surface to the top surface.
  • FIG. 4 shows an embodiment of a flow chart 400 for forming a passivation layer comprising silicon oxynitride and silicon oxide.
  • In a first step 402 a workpiece is placed into a process chamber. The workpiece comprises a substrate. The substrate may be a semiconductor substrate such as silicon or germanium, or a compound substrate such as SiGe, GaAs, InP, GaN or SiC. Alternatively, the substrate comprises other materials. The substrate may be doped or undoped and may comprise one or more wells. The semiconductor substrate may be a single crystal silicon or a silicon-on insulator (SOI). One or more interconnect metallization layers connected through vias may be arranged on the substrate. The interconnect metallization layers comprise metal lines in a low-k dielectric material or silicon oxide.
  • The workpiece may comprise a discrete device such as a single semiconductor device or an integrated circuit (IC). For example, the workpiece may comprise a semiconductor device such as a MOSFET or a power semiconductor device such as a bipolar transistor, an insulated gate bipolar transistor (IGBT), a power MOSFET, a thyristor or a diode. Alternatively, the workpiece may be a resistor, a protective device, a capacitor, a sensor or a detector, for example. The workpiece may be a system on chip (SoC).
  • The workpiece is then passivated. In step 204 silicon oxynitride SiOxNy (SiOxNy may comprise SiOxNyHz) is deposited on the workpiece. For example, the silicon oxynitride SiOxNy is deposited on the top layer of the interconnect metallization layers. A first parameter setting for the deposition of silicon oxynitride may comprise: Silane (SiH4) [range 20-1000 accm], NH3 [range 20-1000 sccm], N2O [range 20-1000 sccm], N2 [range 0-10000 sccm] and an inert gas (e.g., Ar, He) [0.1-16000 sccm]. The pressure may be set between about 1 Torr and about 10 Torr. The plasma power may be set below about 1000 W at a frequency of 13.56 MHz. The process gases are turned on and flown into the process chamber.
  • In step 406 the first parameter setting is deactivated. For example, the plasma power is turned off and the process gasses for silicon oxynitride are also turned off. In step 408 the workpiece is kept in the process chamber or removed from the process chamber and later placed in the same or a different process chamber. In step 410 the workpiece is cleaned. For example, the workpiece is cleaned in a plasma cleaning step. In one embodiment the plasma cleaning comprises nitrous oxide (N2O). The process gasses for cleaning may be N2O [range 20 sccm-5000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm]; power 100 kW-1.5 kW, pressure: 1 torr-10 torr, and a frequency of 13.56 MHz.
  • After the cleaning, in step 412, silicon oxide SiOx (SiOx may comprise SiOxHy) is deposited on the workpiece. For example, the silicon oxide SiOx is disposed directly on the silicon oxynitride SiOxNy. A second parameter setting is applied to deposit the silicon oxide SiOx. The second parameter setting is different than the first parameter setting.
  • In one embodiment some of the first process gasses are turned off while others remain on. Moreover, the remaining parameter set may be changed to an oxide mode. The second parameter setting of the process chamber may comprise: Silane SiH4 [range 20 sccm-1000 sccm], N2O [range 20 sccm-5000 sccm] and an inert gas (e.g., Ar, He) [0.1 sccm-16000 sccm]. The pressure may be set between about 1 Torr and about 10 Torr. The plasma power may be set below about 700 W at a frequency of 13.56 MHz. In one embodiment the pressure is changed, e.g., lowered in the above mentioned range.
  • FIG. 5 shows a component or a semiconductor device comprising a passivation 500 layer stack on a workpiece 560. The passivation layer stack 500 comprises the SiO, layer 520 is directly disposed on the SiOxNy layer 510. The silicon oxynitride layer 510 may be about 100 to about 1000 nm thick and the silicon oxide layer 520 may be about 100 to about 2000 nm thick. Depositing SiOx on the SiOxNy layer after the cleaning step does not form a transition layer or a transition region between the silicon oxide layer 510 and the silicon oxynitride layer 520.
  • In step 414 the workpiece is further processed. For example, a photoresist may be disposed on the passivation layer (silicon oxynitride/silicon oxide layer stack), structured and developed in order to structure and define bond pads for the component or semiconductor device. The workpiece may be further processed in the same process chamber or in a different process chamber.
  • Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
  • Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

Claims (20)

What is claimed is:
1. A method for manufacturing a passivation layer, the method comprising:
depositing a first silicon based dielectric layer on a workpiece, the first silicon based dielectric layer comprising nitrogen; and
depositing in-situ a second silicon based dielectric layer on the first silicon based dielectric layer, the second dielectric layer comprising oxygen.
2. The method according to claim 1, wherein depositing the first and second silicon based dielectric layers comprises a plasma enhanced CVD (PE-CVD).
3. The method according to claim 1, wherein the first silicon based dielectric layer comprises SiOxNy.
4. The method according to claim 1, wherein the second silicon based dielectric layer comprises SiOx.
5. The method according to claim 1, wherein the first silicon based dielectric layer is about 100 nm to about 1000 nm thick and wherein the second silicon based dielectric layer is about 100 nm to about 2000 nm thick.
6. A method for manufacturing a layer stack, the method comprising:
placing a workpiece in a process chamber;
providing a first set of process gases for depositing a SiOxNy layer; and
without interrupting a plasma power, changing the first set of process gases to a second set of process gases thereby forming a SiOx layer on the SiOxNy layer.
7. The method according to claim 6, wherein the first set of process gases comprises providing SiH4, N2O, NH3 and N2 or an inert gas.
8. The method according to claim 6, wherein the second set of process gases comprises turning on SiH4, N2O or both with an inert gas.
9. The method according to claim 6, wherein a pressure is set between about 1 Torr and about 10 Torr.
10. A method for manufacturing a layer stack, the method comprising:
placing a workpiece in a process chamber;
turning on a first set of process gases for depositing a SiOxNy layer,
plasma-cleaning the workpiece; and
depositing a dielectric layer on the SiOxNy layer.
11. The method according to claim 10, wherein depositing the dielectric layer comprises a silicon based layer.
12. The method according to claim 10, wherein depositing the dielectric layer comprises turning on a second set of process gases for depositing a SiOx layer.
13. The method according to claim 12, wherein turning on the second set of process gases comprising SiH4, N2O or both with an inert gas.
14. The method according to claim 13, wherein turning on the first set of process gases comprising SiH4, N2O, NH3 and N2.
15. The method according to claim 14, wherein cleaning the workpiece comprises applying an N2O plasma including a second inert gas.
16. A semiconductor device comprising
a workpiece;
a silicon oxynitride layer (SiOxNy) disposed on the workpiece;
a silicon oxide layer (SiOx) disposed on the silicon oxynitride layer; and
a transition layer between the silicon oxynitride layer and the silicon oxide layer, wherein the transition layer comprises silicon, oxygen and nitrogen, wherein a concentration of nitrogen in the silicon oxynitride layer is different than a concentration of nitrogen in the transition layer.
17. The semiconductor device according to claim 16, wherein the concentration of nitrogen in the transition layer is higher in a lower region adjacent to the silicon oxynitride layer and lower in an upper region adjacent to the silicon oxide layer.
18. The semiconductor device according to claim 17, wherein the concentration of nitrogen gradually changes over a thickness of the transition layer.
19. The semiconductor device according to claim 16, wherein the transition layer is disposed directly on the silicon oxynitride layer and wherein the silicon oxide layer is disposed directly on the transition layer.
20. The semiconductor device according to claim 16, wherein the transition layer is a thin layer.
US13/664,311 2012-10-30 2012-10-30 Passivation Layer and Method of Making a Passivation Layer Abandoned US20140117511A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US13/664,311 US20140117511A1 (en) 2012-10-30 2012-10-30 Passivation Layer and Method of Making a Passivation Layer
DE102013111848.8A DE102013111848A1 (en) 2012-10-30 2013-10-28 Passivation layer and method of making a passivation layer
US14/699,704 US9728480B2 (en) 2012-10-30 2015-04-29 Passivation layer and method of making a passivation layer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/664,311 US20140117511A1 (en) 2012-10-30 2012-10-30 Passivation Layer and Method of Making a Passivation Layer

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/699,704 Division US9728480B2 (en) 2012-10-30 2015-04-29 Passivation layer and method of making a passivation layer

Publications (1)

Publication Number Publication Date
US20140117511A1 true US20140117511A1 (en) 2014-05-01

Family

ID=50479839

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/664,311 Abandoned US20140117511A1 (en) 2012-10-30 2012-10-30 Passivation Layer and Method of Making a Passivation Layer
US14/699,704 Active US9728480B2 (en) 2012-10-30 2015-04-29 Passivation layer and method of making a passivation layer

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/699,704 Active US9728480B2 (en) 2012-10-30 2015-04-29 Passivation layer and method of making a passivation layer

Country Status (2)

Country Link
US (2) US20140117511A1 (en)
DE (1) DE102013111848A1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140234602A1 (en) * 2011-09-26 2014-08-21 Commissariat A L'energie Atomique Et Aux Ene Alt Multilayer structure offering improved impermeability to gases
US20150047694A1 (en) * 2012-03-23 2015-02-19 Arkema France Use of a multilayer structure based on a halogenated polymer as a protective sheet of a photovoltaic module
KR20180040678A (en) * 2015-08-19 2018-04-20 쿤산 뉴 플랫 패널 디스플레이 테크놀로지 센터 씨오., 엘티디. Thin film transistor and manufacturing method thereof
CN116721905A (en) * 2023-06-12 2023-09-08 上海陛通半导体能源科技股份有限公司 Semiconductor device, manufacturing method thereof and electronic equipment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010016428A1 (en) * 1998-12-30 2001-08-23 Preston Smith In-situ silicon nitride and silicon based oxide deposition with graded interface for damascene application
US20070029626A1 (en) * 1999-11-05 2007-02-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and method of fabricating the same
US20110127518A1 (en) * 2009-12-02 2011-06-02 Samsung Electronics Co., Ltd. Transistor, method of manufacturing the transistor and electronic device including the transistor
US20110151142A1 (en) * 2009-12-22 2011-06-23 Applied Materials, Inc. Pecvd multi-step processing with continuous plasma

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2630257B2 (en) * 1994-06-03 1997-07-16 日本電気株式会社 Method for manufacturing semiconductor device
US6078072A (en) * 1997-10-01 2000-06-20 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having a capacitor
US6326231B1 (en) * 1998-12-08 2001-12-04 Advanced Micro Devices, Inc. Use of silicon oxynitride ARC for metal layers
KR100472031B1 (en) * 2002-08-07 2005-03-10 동부아남반도체 주식회사 Method for fabrication of semiconductor device
KR100650714B1 (en) 2003-06-16 2006-11-27 주식회사 하이닉스반도체 Method for forming low dielectric layer of semiconductor device
CN1299338C (en) * 2003-11-05 2007-02-07 中芯国际集成电路制造(上海)有限公司 Forming method of silicon oxynitride
US7102232B2 (en) 2004-04-19 2006-09-05 International Business Machines Corporation Structure to improve adhesion between top CVD low-k dielectric and dielectric capping layer
US7220687B2 (en) * 2004-06-25 2007-05-22 Applied Materials, Inc. Method to improve water-barrier performance by changing film surface morphology
US9318053B2 (en) * 2005-07-04 2016-04-19 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
EP1843194A1 (en) * 2006-04-06 2007-10-10 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device, semiconductor device, and electronic appliance
US7638811B2 (en) 2007-03-13 2009-12-29 Cree, Inc. Graded dielectric layer
JP5436017B2 (en) * 2008-04-25 2014-03-05 株式会社半導体エネルギー研究所 Semiconductor device
US8258511B2 (en) * 2008-07-02 2012-09-04 Applied Materials, Inc. Thin film transistors using multiple active channel layers
US8105954B2 (en) 2008-10-20 2012-01-31 aiwan Semiconductor Manufacturing Company, Ltd. System and method of vapor deposition
US8647722B2 (en) * 2008-11-14 2014-02-11 Asm Japan K.K. Method of forming insulation film using plasma treatment cycles
KR101569406B1 (en) 2009-08-19 2015-11-17 주성엔지니어링(주) Organic light emitting deivce and method for manufacturing the same
KR101929190B1 (en) * 2010-03-05 2018-12-17 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device
US8809183B2 (en) * 2010-09-21 2014-08-19 International Business Machines Corporation Interconnect structure with a planar interface between a selective conductive cap and a dielectric cap layer
US8076250B1 (en) 2010-10-06 2011-12-13 Applied Materials, Inc. PECVD oxide-nitride and oxide-silicon stacks for 3D memory application

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010016428A1 (en) * 1998-12-30 2001-08-23 Preston Smith In-situ silicon nitride and silicon based oxide deposition with graded interface for damascene application
US20070029626A1 (en) * 1999-11-05 2007-02-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and method of fabricating the same
US20110127518A1 (en) * 2009-12-02 2011-06-02 Samsung Electronics Co., Ltd. Transistor, method of manufacturing the transistor and electronic device including the transistor
US20110151142A1 (en) * 2009-12-22 2011-06-23 Applied Materials, Inc. Pecvd multi-step processing with continuous plasma

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140234602A1 (en) * 2011-09-26 2014-08-21 Commissariat A L'energie Atomique Et Aux Ene Alt Multilayer structure offering improved impermeability to gases
US9771654B2 (en) * 2011-09-26 2017-09-26 Commissariat A L'energie Atomique Et Aux Energies Alternatives Multilayer structure offering improved impermeability to gases
US20150047694A1 (en) * 2012-03-23 2015-02-19 Arkema France Use of a multilayer structure based on a halogenated polymer as a protective sheet of a photovoltaic module
KR20180040678A (en) * 2015-08-19 2018-04-20 쿤산 뉴 플랫 패널 디스플레이 테크놀로지 센터 씨오., 엘티디. Thin film transistor and manufacturing method thereof
JP2018523928A (en) * 2015-08-19 2018-08-23 クンシャン ニュー フラット パネル ディスプレイ テクノロジー センター カンパニー リミテッド Thin film transistor and manufacturing method thereof
KR102035847B1 (en) 2015-08-19 2019-10-23 쿤산 뉴 플랫 패널 디스플레이 테크놀로지 센터 씨오., 엘티디. Thin Film Transistor and Manufacturing Method Thereof
CN116721905A (en) * 2023-06-12 2023-09-08 上海陛通半导体能源科技股份有限公司 Semiconductor device, manufacturing method thereof and electronic equipment

Also Published As

Publication number Publication date
US20150235917A1 (en) 2015-08-20
US9728480B2 (en) 2017-08-08
DE102013111848A1 (en) 2014-04-30

Similar Documents

Publication Publication Date Title
US8524616B2 (en) Method of nonstoichiometric CVD dielectric film surface passivation for film roughness control
US6815350B2 (en) Method for forming a thin film using an atomic layer deposition (ALD) process
KR101911469B1 (en) Silicon nitride passivation layer for covering high aspect ratio features
US9728480B2 (en) Passivation layer and method of making a passivation layer
JP2001168193A5 (en)
TWI692869B (en) Substrates and methods for forming the same
US20200006278A1 (en) Semiconductor structure and method of forming the same
US6955998B2 (en) Method for forming low dielectric layer of semiconductor device
JPH0677212A (en) Semiconductor device and manufacture thereof
US7910484B2 (en) Method for preventing backside defects in dielectric layers formed on semiconductor substrates
CN1327508C (en) Manufacture of semiconductor device
KR100945500B1 (en) Method of manufacturing semiconductor device
KR101078728B1 (en) Method for forming dielectric layer of semiconductor device
KR20050014231A (en) A method for forming a semiconductor device
KR100549262B1 (en) Method For Manufacturing Semiconductor Devices
US7811912B2 (en) Method for manufacturing semiconductor device
JPH10303191A (en) Method of depositing uniform dielectric layer
KR20060038154A (en) The fabricating method of interconnection of semiconductor device having improved adhesiveness
KR20170074796A (en) Method of Improving Adhesion
JP2010073933A (en) Method of manufacturing semiconductor device, and semiconductor device
TW201732072A (en) Method for producing silicon nitride film, and silicon nitride film
KR20040055877A (en) Passivation method for semiconductor process
JP2003086585A (en) Method for manufacturing semiconductor device
JPH0251230A (en) Forming method for cvd oxide film
KR20010059183A (en) Method for forming a inter layer dielectric of metal line in semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MATOY, KURT;MAIER, HUBERT;KRENN, CHRISTIAN;AND OTHERS;SIGNING DATES FROM 20121010 TO 20121029;REEL/FRAME:029257/0429

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EIGHTH ASSIGNOR'S NAME FROM SILVANA FISTER SCHLEMITZ TO SILVANA FISTER PREVIOUSLY RECORDED ON REEL 029257 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS' INTEREST;ASSIGNOR:FISTER, SILVANA;REEL/FRAME:030629/0405

Effective date: 20130415

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION