US20140034956A1 - Asymmetric Gate MOS Device and Method of Making - Google Patents

Asymmetric Gate MOS Device and Method of Making Download PDF

Info

Publication number
US20140034956A1
US20140034956A1 US13/635,071 US201113635071A US2014034956A1 US 20140034956 A1 US20140034956 A1 US 20140034956A1 US 201113635071 A US201113635071 A US 201113635071A US 2014034956 A1 US2014034956 A1 US 2014034956A1
Authority
US
United States
Prior art keywords
metal
mos device
gate
semiconductor
making
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/635,071
Inventor
Dongping Wu
Cheng Hu
Lun Zhu
Zhiwei Zhu
Shili Zhang
Wei Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fudan University
Original Assignee
Fudan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fudan University filed Critical Fudan University
Assigned to FUDAN UNIVERSITY reassignment FUDAN UNIVERSITY ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HU, CHENG, WU, DONGPING, ZHANG, SHILI, ZHANG, WEI, ZHU, Lun, ZHU, WEI
Publication of US20140034956A1 publication Critical patent/US20140034956A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H01L21/2815—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects part or whole of the electrode is a sidewall spacer or made by a similar technique, e.g. transformation under mask, plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28097—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a metallic silicide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28105—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor next to the insulator having a lateral composition or doping variation, or being formed laterally by more than one deposition step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
    • H01L29/4975—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2 being a silicide layer, e.g. TiSi2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66659—Lateral single gate silicon transistors with asymmetry in the channel direction, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7835—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with asymmetrical source and drain regions, e.g. lateral high-voltage MISFETs with drain offset region, extended drain MISFETs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface

Definitions

  • the present invention is related to semiconductor processing technologies, and more particularly to an asymmetrical gate MOS device and method of making
  • LDD lightly doped drain
  • pocket and halo architectures can effectively absorb the electric flux line on the drain side, reduce the device electric field on the drain side, and suppress hot carrier effect.
  • pocket and halo architecture can raise the potential barrier on the source side, weaken the effect of the drain side electric field on the potential barrier on the source side, effectively suppress the shifting of the device threshold voltage, source-drain punch through and device DIBL effect.
  • the LDD architecture discussed above can increase the device source-drain serial resistance, and reduce the device drive current.
  • the device threshold voltage may increase when the implant dosage/energy for the pockets increases, causing reduction of the saturated drive current, and reducing the device operation speed.
  • asymmetric gate field effect transistors refers to a transistor in which the gate structure is different at the source region from that at the drain region, causing asymmetry in the electrical and physical properties at the carrier emitting side (source) and the carrier collecting side (drain), so that the overall performance of the transistor is more optimized. This is especially important in the design and optimization of future very small-scale transistors.
  • a gate oxide layer having different thicknesses on the source side and the drain side is typically formed.
  • channel electric field distribution can be adjusted, and the overall performance of the transistors is enhanced.
  • the purpose of this invention is to provide an asymmetrical gate MOS device and its method of making, in order to improve the performance of MOS devices.
  • the present invention provides an asymmetrical gate MOS device.
  • the gate of the MOS device is a metal gate, and the metal gate has a different work function on the source side from that on the drain side of the MOS device.
  • the metal gate includes a metal-semiconductor-compound nanowire.
  • the MOS device comprises, specifically:
  • a gate formed over the gate oxide layer, wherein the gate has sidewalls formed on its two sides;
  • the length of the metal gate is about 2-11 nm.
  • the semiconductor substrate includes silicon or silicon on insulator, and the metal-semiconductor-compound nanowire is a metal silicide nanowire.
  • the semiconductor substrate includes germanium or germanium on insulator, and the metal-semiconductor-compound nanowire is a metal germanide nanowire.
  • the present invention also provides a method of making an asymmetric gate MOS device.
  • the method comprises:
  • fabricating the gate over the gate oxide layer further comprises:
  • dopant ions implanted into the metal-semiconductor-compound nanowires are any of phosphorous (P) ions, arsenide (As) ions, boron (B) ions or any combination thereof
  • implanting dopant ions into the metal-semiconductor-compound nanowires to cause a respective metal-semiconductor-compound nanowire to have different work functions on its two sides is performed using single-sided ion implant on the metal-semiconductor-compound nanowire.
  • implanting dopant ions into the metal-semiconductor-compound nanowires to cause a respective metal-semiconductor-compound nanowire to have different work functions on its two sides is performed using double-sided ion implant on the metal-semiconductor-compound nanowire.
  • the metal films are deposited onto sidewalls on two sides of the polysilicon layer using a PVD process.
  • a target material is partially ionized into an ionic state, to cause it to produce metal ions, and a first bias voltage is applied to the polycrystalline semiconductor layer.
  • a second bias voltage is applied to the target material to partially ionize the target material into an ionic state.
  • the first bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • the second bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • the semiconductor substrate is silicon or silicon-on-insulator
  • the polycrystalline semiconductor layer is a polysilicon layer
  • the metal-semiconductor-compound nanowires are metal silicide nanowires.
  • the semiconductor substrate is germanium or germanium-on-insulator
  • the polycrystalline semiconductor layer is a polycrystalline germanium layer
  • the metal-semiconductor-compound nanowires are metal germanide nanowires.
  • the metal-semiconductor-compound nanowires are formed from chemical reaction between metal and the polycrystalline semiconductor layer, wherein, the metal can be any of nickel, cobalt, titanium, and ytterbium, or any of nickel, cobalt, titanium, and ytterbium incorporated with platinum.
  • the metal is further incorporated with tungsten and/or molybdenum.
  • the substrate is at a temperature of 0 ⁇ 300° C. during the deposition of the metal film on the sidewalls on two sides of the polycrystalline semiconductor layer.
  • the annealing temperature is about 200 ⁇ 900° C.
  • the asymmetric gate MOS device provided by the present invention has a metal gate.
  • the metal gate has different work functions on the source side and on the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized.
  • the method of making an asymmetric gate MOS device causes the gate work function to be different on the source side from that on the drain side of the MOS device by implanting dopant ions into the gate of the MOS device, so that the overall performance parameters of the MOS device are more optimized.
  • the method can be easily implemented.
  • FIG. 1 is a cross-sectional diagram illustrating an asymmetric gate MOS device according to embodiments of the present invention.
  • FIG. 2 is a flowchart illustrating a method of making an asymmetric gate MOS device, as provided by embodiments of the present invention.
  • FIGS. 3A to 3K are device cross-sectional diagrams illustrating various steps in the method of making an asymmetric gate MOS device, as provided by embodiments of the present invention.
  • an asymmetric gate MOS device which has a metal gate.
  • the metal gate has different work functions on the source side and on the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized.
  • a method of making the asymmetric gate MOS device is also provided. By implanting dopant ions into the gate of the MOS device, the method causes the gate to have different work functions on the source side and on the drain side of the MOS device, so that the overall performance parameters of the MOS device are further optimized. The method is easy to implement.
  • FIG. 1 is a cross-sectional diagram illustrating an asymmetric gate MOS device, as provided by embodiments of the present invention.
  • the asymmetrical gate MOS device 100 provided by the present invention has a metal gate, and the metal gate has a different work functions on the source side and on the drain side of the MOS device 100 .
  • the asymmetric gate MOS device 100 provided by embodiments of the present invention comprises:
  • a gate oxide layer 102 formed over the semiconductor substrate 101 , wherein the gate oxide layer 102 is a high-K dielectric layer;
  • a gate formed over the gate oxide layer 102 , wherein sidewalls 104 are formed on two sides of the gate, wherein the gate is a metal gate that has different work functions on its two sides, and wherein, in one specific embodiment, the gate is a metal-semiconductor-compound nanowire 103 ;
  • source/drain regions formed in the semiconductor substrate 101 on two sides of the gate including, specifically, a source region 105 and a drain region 106 formed in the semiconductor substrate 101 on two sides of the gate, wherein the metal gate has different work functions with respect to the source region 105 and the drain regions 106 .
  • the length of the metal gate is about 2-11 nm, meaning that the MOS device 100 provided by embodiments of the preset invention has a feature size of about 2-11 nm.
  • the semiconductor substrate 101 includes silicon or silicon on insulator, and the metal-semiconductor-compound nanowire 103 is a metal silicide nanowire.
  • the semiconductor substrate 101 includes germanium or germanium on insulator, and the metal-semiconductor-compound nanowire 103 is a metal germanide nanowire.
  • FIG. 2 is a flowchart illustrating a method of making an asymmetric gate MOS device, as provided by embodiments of the present invention
  • FIGS. 3A to 3K are device cross-sectional diagrams illustrating various steps in the method of making an asymmetric gate MOS device, as provided by embodiments of the present invention.
  • a method of making an asymmetric gate MOS device 100 comprises steps S 101 through S 105 , as discussed below.
  • a gate oxide layer 102 is fabricated on the semiconductor substrate 101 , wherein the gate oxide layer 102 is a high-K dielectric layer.
  • fabricating the gate over the gate oxide layer 102 further comprises:
  • FIG. 3D wherein a thin metal-containing semiconductor layer 140 is formed on surfaces of the polycrystalline semiconductor 110 layer after the metal diffuses to the surfaces of the polycrystalline semiconductor layer 110 ;
  • FIG. 3 is a cross-sectional diagram of the device after the etching.
  • Implanting dopant ions can be performed using single-sided ion implant on the metal-semiconductor-compound nanowires 103 , as shown in FIG.
  • dopant ions are implanted into the sidewall on one side of a respective metal-semiconductor-compound nanowire 103 , so as to cause the metal-semiconductor-compound nanowire 103 to be doped differently on its two sides.
  • Implanting dopant ions may also be performed using double-sided ion implant on the metal-semiconductor-compound nanowires 103 , as shown in FIG.
  • dopant ions are implanted into sidewalls on both sides of a respective metal-semiconductor-compound nanowire 103 while choosing different ion implant doses or different types of ions for the two sides, so as to cause the metal-semiconductor-compound nanowire 103 to be doped differently on its two sides.
  • the implanted ions can congregate near the interface between the metal-semiconductor-compound nanowire 103 and the gate oxide layer 102 , thereby changing the work functions between the metal-semiconductor-compound nanowire 103 and the gate oxide layer 102 , and because the work function of the gate determines the threshold voltage of the device, by adjusting the gate work functions at the source region and at the drain region, making them different, so as to create asymmetry in the electrical and physical properties at the source region and at the drain region, the overall performance parameters of the transistor can be more optimized.
  • S 105 Performing source/drain implants to form source/drain regions in the semiconductor substrate 101 , wherein, a source region 106 and a drain region 107 are formed in the semiconductor substrate 101 on two sides of the gate, completing the fabrication of the asymmetric gate MOS device 100 , as shown in FIG. 3K .
  • the metal films 130 are deposited onto sidewalls on two sides of the polycrystalline semiconductor layer 110 using a PVD process.
  • a target material is partially ionized into an ionic state, to cause it to produce metal ions, and a first bias voltage is applied to the polycrystalline semiconductor layer 110 .
  • a second bias voltage is applied to the target material to partially ionize the target material into an ionic state.
  • the first bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • the second bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • the asymetric gate MOS device 100 By partially ionizing the target material into an ionic state, causing it to produce metal ions, and by applying the first bias voltage to the polycrystalline semiconductor layer 110 , causing the metal ions to accelerate toward the sidewalls of the polycrystalline semiconductor layer 110 and to enter the polycrystalline semiconductor layer 110 , more metal ions can diffuse to the sidewalls of the polycrystalline semiconductor layer 110 , and greater diffusion depth can be obtained.
  • the eventually formed nanowires 103 can have increased width, and the asymetric gate MOS device 100 provided by embodiments of the present invention can have longer gate and larger feature sizes. Therefore, the asymetric gate MOS device 100 provided by embodiments of the present invention can have adjustable gate length. In some embodiments, the gate length of the asymetric gate MOS device 100 can be 2-11 nm.
  • a second bias voltage is applied on the target material to partially ionize the target material into the ionic state.
  • the present invention is not thus limited, however, any means of partially ionizing the target material into an ionic state would be included in the scope of protection for the present invention.
  • the semiconductor substrate 101 is silicon or silicon-on-insulator substrate
  • the polycrystalline semiconductor layer 110 is a polysilicon layer
  • the metal-semiconductor-compound nanowire 103 is a metal silicide nanowire.
  • the semiconductor substrate 101 is germanium or germanium-on-insulator substrate
  • the polycrystalline semiconductor layer 110 is a polycrystalline germanium layer
  • the metal-semiconductor-compound nanowire is a metal germanide nanowire.
  • the semiconductor substrate 101 can be silicon or silicon on insulator, or germanium or germanium on insulator. Understandably, the present invention is not thus limited.
  • the semiconductor substrate 101 can be another kind of semiconductor substrate, such as gallium arsenide or another III-V compound semiconductor substrate, etc.
  • the metal-semiconductor-compound nanowire 103 is formed by chemical reactions between metal and the polycrystalline semiconductor layer 110 .
  • the metal can be any of nickel, cobalt, titanium, and ytterbium, or any of nickel, cobalt, titanium, and ytterbium incorporated with platinum.
  • the platinum is incorporated because pure nickel silicide has poor stability at higher temperature, or tends to become non-uniform and agglomerate, or forms nickel di-silicide (NiSi 2 ), which has a high resistivity, seriously affecting device performance. Therefore, in order to slow down the formation of nickel silicide and prevent agglomeration and nickel di-silicide formation at high temperature, nickel is incorporated with platinum by a certain ratio. Platinum incorporation for other metals can be similarly explained.
  • the metal is further incorporated with tungsten and/or molybdenum, so as to further control the formation of nickel silicide or platinum incorporated nickel silicide and the diffusion of nickel/platinum, and to further enhance the thermal stability of the nickel silicide or platinum incorporated nickel silicide. Tungsten and/or molybdenum incorporation for other metals can be similarly explained.
  • the substrate temperature is at 0 ⁇ 300° C. during the deposition of the metal films 130 on the two sides of polycrystalline semiconductor layer 110 , because for nickel, deposition temperature exceeding 300° C. can result in excessive nickel diffusion and nickel reacting directly with polycrystalline semiconductor (such as polysilicon) layer 110 to form nickel silicide, leading to loss of control of film thickness.
  • nickel would diffuse into the polysilicon sidewalls through surfaces of the polysilicon sidewalls, and such diffusion has the characteristics of self-saturation, that is, the diffusion of nickel into the polysilicon sidewalls only happens in a thin surface layer of the silicon, forming a thin nickel layer of a certain silicon/nickel ratio.
  • the thickness of the thin nickel layer is related to the substrate temperature during deposition. The higher the temperature, the thicker the thin nickel layer. At room temperature, an equivalent nickel thickness of the thin nickel layer is about 2 nanometers.
  • the annealing is performed at a temperature of 200 ⁇ 900° C.
  • the metal-semiconductor-compound nanowires 103 are formed by depositing the metal films 130 on sidewalls on two sides of the polycrystalline semiconductor layer 110 , the metal in the metal films 130 diffusing toward the sidewall surfaces of the polycrystalline semiconductor layer 110 and forming, after annealing, metal-semiconductor compound nanowires (i.e., metal gates) 103 on the sidewall surfaces of the polycrystalline semiconductor layer 110 , high-resolution lithography is not required to form the metal-compound-semiconductor nanowires 103 , resulting in significant cost saving.
  • the present invention provides an asymmetric gate MOS device, which has a metal gate.
  • the metal gate has different work functions on the source side and the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized.
  • a method of making the asymmetric gate MOS device is also provided. The method causes the gate work function to be different on the source side from that on the drain side of the MOS device by implanting dopant ions into the gate of the MOS device, so that the overall performance parameters of the MOS device are more optimized. The method can be easily implemented.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Abstract

An asymetric gate MOS device is disclosed. The gate is a metal gate, and the metal gate has a different work function on the source side from that on the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized. A method of making an asymetric gate MOS device is also disclosed. In the method, dopant ions are implanted into the gate of the MOS device, so as to cause the gate to have a different work function on the source side from that on the drain side of the MOS device. As a result, the overall performance parameters of the MOS device are more optimized. The method can be easily implemented.

Description

    FIELD
  • The present invention is related to semiconductor processing technologies, and more particularly to an asymmetrical gate MOS device and method of making
    • BACKGROUND
  • Since the invention of the first transistor and after decades of rapid development, lateral and longitudinal dimensions of transistors have shrunk drastically. According to the forecast of International Technology Roadmap for Semiconductors (ITRS), the feature sizes of transistors may reach 7 nm by 2018. The continual reduction in the feature sizes results in continual enhancement of the performance (speed) of transistors. It also enables us to integrate more and more devices on a chip of the same area, and to make integrated circuits with better and better performance, while at the same time reducing unit function costs.
  • The continued shrinking in device feature sizes, however, also brings a series of challenges. When device feature sizes enter deep sub-micron range, short channel effect (SCE), drain induced barrier lower effect (DIBL), and hot carrier effect (HCE) etc., in the devices become more and more serious, degrading device performance. Conventional technologies mainly use channel engineering to solve these problems. Channel engineering attempts to enhance device performance by using non-uniform channel doping, so as to achieve continuous distribution of channel electric field.
  • In channel engineering, many devices with new channel architectures have been proposed, such as lightly doped drain (LDD), pocket and halo architectures, etc. The LDD architecture can effectively absorb the electric flux line on the drain side, reduce the device electric field on the drain side, and suppress hot carrier effect. By localized heavy doping on the source side, pocket and halo architecture can raise the potential barrier on the source side, weaken the effect of the drain side electric field on the potential barrier on the source side, effectively suppress the shifting of the device threshold voltage, source-drain punch through and device DIBL effect.
  • However, the LDD architecture discussed above can increase the device source-drain serial resistance, and reduce the device drive current. In the pocket architecture, the device threshold voltage may increase when the implant dosage/energy for the pockets increases, causing reduction of the saturated drive current, and reducing the device operation speed.
  • To solve the above problems, asymmetric gate field effect transistors are currently proposed. The so called asymmetric gate field effect transistor refers to a transistor in which the gate structure is different at the source region from that at the drain region, causing asymmetry in the electrical and physical properties at the carrier emitting side (source) and the carrier collecting side (drain), so that the overall performance of the transistor is more optimized. This is especially important in the design and optimization of future very small-scale transistors.
  • In conventional method of making asymmetric gate field effect transistors, a gate oxide layer having different thicknesses on the source side and the drain side is typically formed. By adjusting the gate oxide thickness on the source side and on the drain side, channel electric field distribution can be adjusted, and the overall performance of the transistors is enhanced.
  • However, the above method of making asymmetric gate field effect transistors by forming a gate oxide layer with uneven thicknesses on the source side and the drain side has certain difficulties in processing technologies, which are difficult to control in practice.
    • SUMMARY
  • The purpose of this invention is to provide an asymmetrical gate MOS device and its method of making, in order to improve the performance of MOS devices.
  • To solve the above problems, the present invention provides an asymmetrical gate MOS device. The gate of the MOS device is a metal gate, and the metal gate has a different work function on the source side from that on the drain side of the MOS device.
  • In one embodiment, the metal gate includes a metal-semiconductor-compound nanowire.
  • In one embodiment, the MOS device comprises, specifically:
  • a semiconductor substrate;
  • a gate oxide layer formed over the semiconductor substrate;
  • a gate formed over the gate oxide layer, wherein the gate has sidewalls formed on its two sides; and
  • source/drain regions formed in the semiconductor substrate on the two sides of the gate.
  • In one embodiment, the length of the metal gate is about 2-11 nm.
  • In one embodiment, the semiconductor substrate includes silicon or silicon on insulator, and the metal-semiconductor-compound nanowire is a metal silicide nanowire.
  • In one embodiment, the semiconductor substrate includes germanium or germanium on insulator, and the metal-semiconductor-compound nanowire is a metal germanide nanowire.
  • At the same time, in order to solve the above problems, the present invention also provides a method of making an asymmetric gate MOS device. The method comprises:
  • providing a semiconductor substrate;
  • fabricating a gate oxide layer on the semiconductor substrate;
  • fabricating a gate over the gate oxide layer, and implanting dopant ions into the gate to cause the gate to have different work functions on its two sides;
  • forming sidewalls on the two sides of the gate;
  • performing source/drain implant to form source/drain regions in the semiconductor substrate.
  • In one embodiment, fabricating the gate over the gate oxide layer further comprises:
  • forming consecutively a polycrystalline semiconductor layer and an insulator layer over the gate oxide layer;
  • consecutively etching the insulator layer and the polycrystalline semiconductor layer to remove portions of the insulator layer and the polycrystalline semiconductor layer on two sides;
  • depositing metal films on sidewalls of the two sides of the polycrystalline semiconductor layer, metal in the metal films diffusing toward the polycrystalline semiconductor layer;
  • removing the metal films remaining on surfaces of the sidewalls of the polycrystalline semiconductor layer;
  • performing annealing on the polycrystalline semiconductor layer to form metal-semiconductor-compound nanowires on the sidewall surfaces of the polycrystalline semiconductor layer;
  • removing the insulator layer and the polycrystalline semiconductor layer;
  • etching the gate oxide layer using the metal-semiconductor-compound nanowires as a mask; and
  • implanting dopant ions into the metal-semiconductor-compound nanowires to cause each metal-semiconductor-compound nanowire to have different work functions on its two sides.
  • In one embodiment, dopant ions implanted into the metal-semiconductor-compound nanowires are any of phosphorous (P) ions, arsenide (As) ions, boron (B) ions or any combination thereof
  • In one embodiment, implanting dopant ions into the metal-semiconductor-compound nanowires to cause a respective metal-semiconductor-compound nanowire to have different work functions on its two sides is performed using single-sided ion implant on the metal-semiconductor-compound nanowire.
  • In one embodiment, implanting dopant ions into the metal-semiconductor-compound nanowires to cause a respective metal-semiconductor-compound nanowire to have different work functions on its two sides is performed using double-sided ion implant on the metal-semiconductor-compound nanowire.
  • In one embodiment, the metal films are deposited onto sidewalls on two sides of the polysilicon layer using a PVD process.
  • In one embodiment, during the PVD process to deposit the metal films, a target material is partially ionized into an ionic state, to cause it to produce metal ions, and a first bias voltage is applied to the polycrystalline semiconductor layer.
  • In one embodiment a second bias voltage is applied to the target material to partially ionize the target material into an ionic state.
  • In one embodiment, the first bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • In one embodiment, the second bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • In one embodiment, the semiconductor substrate is silicon or silicon-on-insulator, the polycrystalline semiconductor layer is a polysilicon layer, and the metal-semiconductor-compound nanowires are metal silicide nanowires.
  • In embodiment, the semiconductor substrate is germanium or germanium-on-insulator, the polycrystalline semiconductor layer is a polycrystalline germanium layer, and the metal-semiconductor-compound nanowires are metal germanide nanowires.
  • In some embodiments, the metal-semiconductor-compound nanowires are formed from chemical reaction between metal and the polycrystalline semiconductor layer, wherein, the metal can be any of nickel, cobalt, titanium, and ytterbium, or any of nickel, cobalt, titanium, and ytterbium incorporated with platinum.
  • In some embodiments, the metal is further incorporated with tungsten and/or molybdenum.
  • In some embodiments, the substrate is at a temperature of 0˜300° C. during the deposition of the metal film on the sidewalls on two sides of the polycrystalline semiconductor layer.
  • In some embodiments, the annealing temperature is about 200˜900° C.
  • Compared with conventional technologies, the asymmetric gate MOS device provided by the present invention has a metal gate. The metal gate has different work functions on the source side and on the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized.
  • Compared with conventional technologies, the method of making an asymmetric gate MOS device, as provided by the present invention, causes the gate work function to be different on the source side from that on the drain side of the MOS device by implanting dopant ions into the gate of the MOS device, so that the overall performance parameters of the MOS device are more optimized. The method can be easily implemented.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a cross-sectional diagram illustrating an asymmetric gate MOS device according to embodiments of the present invention.
  • FIG. 2 is a flowchart illustrating a method of making an asymmetric gate MOS device, as provided by embodiments of the present invention.
  • FIGS. 3A to 3K are device cross-sectional diagrams illustrating various steps in the method of making an asymmetric gate MOS device, as provided by embodiments of the present invention.
    •  DESCRIPTION OF EMBODIMENTS
  • An asymmetric MOS device and its method of making, as provided by the present invention, are explained in more detail below in connection with specific embodiments and with reference to the drawings. The advantages and features of the present invention will become clear after the following explanations and claims, Note that the drawings use simplified forms and inaccurate proportions, and are used merely to conveniently and clearly explain the embodiments.
  • As a key idea of the present invention, an asymmetric gate MOS device is provided, which has a metal gate. The metal gate has different work functions on the source side and on the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized. At the same time, a method of making the asymmetric gate MOS device is also provided. By implanting dopant ions into the gate of the MOS device, the method causes the gate to have different work functions on the source side and on the drain side of the MOS device, so that the overall performance parameters of the MOS device are further optimized. The method is easy to implement.
  • Reference is now made to FIG. 1, which is a cross-sectional diagram illustrating an asymmetric gate MOS device, as provided by embodiments of the present invention. As shown in FIG. 1, the asymmetrical gate MOS device 100 provided by the present invention has a metal gate, and the metal gate has a different work functions on the source side and on the drain side of the MOS device 100. Specifically, the asymmetric gate MOS device 100 provided by embodiments of the present invention comprises:
  • a semiconductor substrate 101;
  • a gate oxide layer 102 formed over the semiconductor substrate 101, wherein the gate oxide layer 102 is a high-K dielectric layer;
  • a gate formed over the gate oxide layer 102, wherein sidewalls 104 are formed on two sides of the gate, wherein the gate is a metal gate that has different work functions on its two sides, and wherein, in one specific embodiment, the gate is a metal-semiconductor-compound nanowire 103; and
  • source/drain regions formed in the semiconductor substrate 101 on two sides of the gate, including, specifically, a source region 105 and a drain region 106 formed in the semiconductor substrate 101 on two sides of the gate, wherein the metal gate has different work functions with respect to the source region 105 and the drain regions 106.
  • In further embodiments, the length of the metal gate is about 2-11 nm, meaning that the MOS device 100 provided by embodiments of the preset invention has a feature size of about 2-11 nm.
  • In further embodiments, the semiconductor substrate 101 includes silicon or silicon on insulator, and the metal-semiconductor-compound nanowire 103 is a metal silicide nanowire.
  • In further embodiments, the semiconductor substrate 101 includes germanium or germanium on insulator, and the metal-semiconductor-compound nanowire 103 is a metal germanide nanowire.
  • Reference is now made to FIG. 2, and FIGS. 3A to 3K, where FIG. 2 is a flowchart illustrating a method of making an asymmetric gate MOS device, as provided by embodiments of the present invention, and FIGS. 3A to 3K are device cross-sectional diagrams illustrating various steps in the method of making an asymmetric gate MOS device, as provided by embodiments of the present invention. Referring to FIG. 2, and FIGS. 3A to 3K, a method of making an asymmetric gate MOS device 100 comprises steps S101 through S105, as discussed below.
  • S101—A semiconductor substrate 101 is provided.
  • S102—A gate oxide layer 102 is fabricated on the semiconductor substrate 101, wherein the gate oxide layer 102 is a high-K dielectric layer.
  • S103—A gate is fabricated over the gate oxide layer 102, and dopant ions are implanted into the gate to cause the gate to have different work functions on its two sides, wherein the gate is a metal gate, and wherein, in one embodiment of the present invention, the metal gate is a metal-semiconductor-compound nanowire 103. Specifically, fabricating the gate over the gate oxide layer 102 further comprises:
  • forming consecutively a polycrystalline semiconductor layer 110 and an insulator layer 120 over the gate oxide layer 102, as shown in FIG. 3A;
  • consecutively etching the insulator layer 120 and the polycrystalline semiconductor layer 110 to remove portions of the insulator layer 120 and the polycrystalline semiconductor layer 110 on two sides, as shown in FIG. 3B;
  • depositing a metal film 130 on each of the two sides of the polycrystalline semiconductor layer 110, metal in the metal film 130 diffusing toward the polycrystalline semiconductor layer 110, as shown in FIG. 3C;
  • removing the metal film 130 remaining on sidewall surfaces of the polycrystalline semiconductor layer 110, as shown in FIG. 3D, wherein a thin metal-containing semiconductor layer 140 is formed on surfaces of the polycrystalline semiconductor 110 layer after the metal diffuses to the surfaces of the polycrystalline semiconductor layer 110;
  • performing annealing on the polycrystalline semiconductor layer 110 to form metal-semiconductor-compound nanowires 103 on sidewall surfaces of the polycrystalline semiconductor layer 110, as shown in FIG. 3E;
  • removing the insulator layer 120 and the polycrystalline semiconductor layer 110, as shown in FIG. 3F;
  • etching the gate oxide layer 102 using the metal-semiconductor-compound nanowires 103 as a mask, as shown in FIG. 3, which is a cross-sectional diagram of the device after the etching; and
  • implanting dopant ions into the metal-semiconductor-compound nanowires 103 to cause each of the metal-semiconductor-compound nanowires 103 to have different work functions on its two sides, wherein the dopant ions implanted into the metal-semiconductor-compound nanowire 103 are any of phosphorous (P) ions, arsenide (As) ions, boron (B) ions or any combination thereof. Implanting dopant ions can be performed using single-sided ion implant on the metal-semiconductor-compound nanowires 103, as shown in FIG. 3H, where dopant ions are implanted into the sidewall on one side of a respective metal-semiconductor-compound nanowire 103, so as to cause the metal-semiconductor-compound nanowire 103 to be doped differently on its two sides. Implanting dopant ions may also be performed using double-sided ion implant on the metal-semiconductor-compound nanowires 103, as shown in FIG. 31, where dopant ions are implanted into sidewalls on both sides of a respective metal-semiconductor-compound nanowire 103 while choosing different ion implant doses or different types of ions for the two sides, so as to cause the metal-semiconductor-compound nanowire 103 to be doped differently on its two sides.
  • Because the implanted ions can congregate near the interface between the metal-semiconductor-compound nanowire 103 and the gate oxide layer 102, thereby changing the work functions between the metal-semiconductor-compound nanowire 103 and the gate oxide layer 102, and because the work function of the gate determines the threshold voltage of the device, by adjusting the gate work functions at the source region and at the drain region, making them different, so as to create asymmetry in the electrical and physical properties at the source region and at the drain region, the overall performance parameters of the transistor can be more optimized.
  • S104—Forming sidewalls 104 on the two sides of the gate, as shown in FIG. 3J;
  • S105—Performing source/drain implants to form source/drain regions in the semiconductor substrate 101, wherein, a source region 106 and a drain region 107 are formed in the semiconductor substrate 101 on two sides of the gate, completing the fabrication of the asymmetric gate MOS device 100, as shown in FIG. 3K.
  • In further embodiments, the metal films 130 are deposited onto sidewalls on two sides of the polycrystalline semiconductor layer 110 using a PVD process. In one embodiment, during the PVD process to deposit the metal film 130, a target material is partially ionized into an ionic state, to cause it to produce metal ions, and a first bias voltage is applied to the polycrystalline semiconductor layer 110. In one embodiment a second bias voltage is applied to the target material to partially ionize the target material into an ionic state. In one embodiment, the first bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage. In one embodiment, the second bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
  • By partially ionizing the target material into an ionic state, causing it to produce metal ions, and by applying the first bias voltage to the polycrystalline semiconductor layer 110, causing the metal ions to accelerate toward the sidewalls of the polycrystalline semiconductor layer 110 and to enter the polycrystalline semiconductor layer 110, more metal ions can diffuse to the sidewalls of the polycrystalline semiconductor layer 110, and greater diffusion depth can be obtained. Thus, the eventually formed nanowires 103 can have increased width, and the asymetric gate MOS device 100 provided by embodiments of the present invention can have longer gate and larger feature sizes. Therefore, the asymetric gate MOS device 100 provided by embodiments of the present invention can have adjustable gate length. In some embodiments, the gate length of the asymetric gate MOS device 100 can be 2-11 nm.
  • Note that in one embodiment of the present invention, a second bias voltage is applied on the target material to partially ionize the target material into the ionic state. The present invention is not thus limited, however, any means of partially ionizing the target material into an ionic state would be included in the scope of protection for the present invention.
  • In further embodiments, the semiconductor substrate 101 is silicon or silicon-on-insulator substrate, the polycrystalline semiconductor layer 110 is a polysilicon layer, and the metal-semiconductor-compound nanowire 103 is a metal silicide nanowire.
  • In further embodiments, the semiconductor substrate 101 is germanium or germanium-on-insulator substrate, the polycrystalline semiconductor layer 110 is a polycrystalline germanium layer, and the metal-semiconductor-compound nanowire is a metal germanide nanowire.
  • Note that in a specific embodiment of the present invention, the semiconductor substrate 101 can be silicon or silicon on insulator, or germanium or germanium on insulator. Understandably, the present invention is not thus limited. The semiconductor substrate 101 can be another kind of semiconductor substrate, such as gallium arsenide or another III-V compound semiconductor substrate, etc.
  • In further embodiments, the metal-semiconductor-compound nanowire 103 is formed by chemical reactions between metal and the polycrystalline semiconductor layer 110. The metal can be any of nickel, cobalt, titanium, and ytterbium, or any of nickel, cobalt, titanium, and ytterbium incorporated with platinum. The platinum is incorporated because pure nickel silicide has poor stability at higher temperature, or tends to become non-uniform and agglomerate, or forms nickel di-silicide (NiSi2), which has a high resistivity, seriously affecting device performance. Therefore, in order to slow down the formation of nickel silicide and prevent agglomeration and nickel di-silicide formation at high temperature, nickel is incorporated with platinum by a certain ratio. Platinum incorporation for other metals can be similarly explained.
  • In further embodiments, the metal is further incorporated with tungsten and/or molybdenum, so as to further control the formation of nickel silicide or platinum incorporated nickel silicide and the diffusion of nickel/platinum, and to further enhance the thermal stability of the nickel silicide or platinum incorporated nickel silicide. Tungsten and/or molybdenum incorporation for other metals can be similarly explained.
  • In a further embodiment, the substrate temperature is at 0˜300° C. during the deposition of the metal films 130 on the two sides of polycrystalline semiconductor layer 110, because for nickel, deposition temperature exceeding 300° C. can result in excessive nickel diffusion and nickel reacting directly with polycrystalline semiconductor (such as polysilicon) layer 110 to form nickel silicide, leading to loss of control of film thickness. Under specified temperature, nickel would diffuse into the polysilicon sidewalls through surfaces of the polysilicon sidewalls, and such diffusion has the characteristics of self-saturation, that is, the diffusion of nickel into the polysilicon sidewalls only happens in a thin surface layer of the silicon, forming a thin nickel layer of a certain silicon/nickel ratio. The thickness of the thin nickel layer is related to the substrate temperature during deposition. The higher the temperature, the thicker the thin nickel layer. At room temperature, an equivalent nickel thickness of the thin nickel layer is about 2 nanometers.
  • In further embodiments, the annealing is performed at a temperature of 200˜900° C.
  • Because the metal-semiconductor-compound nanowires 103 provided by embodiments of the present invention are formed by depositing the metal films 130 on sidewalls on two sides of the polycrystalline semiconductor layer 110, the metal in the metal films 130 diffusing toward the sidewall surfaces of the polycrystalline semiconductor layer 110 and forming, after annealing, metal-semiconductor compound nanowires (i.e., metal gates) 103 on the sidewall surfaces of the polycrystalline semiconductor layer 110, high-resolution lithography is not required to form the metal-compound-semiconductor nanowires 103, resulting in significant cost saving.
  • In summary, the present invention provides an asymmetric gate MOS device, which has a metal gate. The metal gate has different work functions on the source side and the drain side of the MOS device, so that the overall performance parameters of the MOS device are more optimized. At the same time, a method of making the asymmetric gate MOS device is also provided. The method causes the gate work function to be different on the source side from that on the drain side of the MOS device by implanting dopant ions into the gate of the MOS device, so that the overall performance parameters of the MOS device are more optimized. The method can be easily implemented.
  • Obviously, without departing from the spirit and scope of the present invention, those skilled in the art can make various improvements and modification. Thus, if such improvements and modifications fall into the scope of protection of the claims and their equivalents, the present invention intends to include such improvements and modifications.

Claims (22)

We claim:
1. An asymmetric gate MOS device, characterized in that, the asymmetric gate MOS device has a metal gate, and the metal gate has different work functions on the source side and on the drain side of the MOS device.
2. An asymmetric gate MOS device according to claim 1, characterized in that, the metal gate includes a metal-semiconductor-compound nanowire.
3. An asymmetric gate MOS device according to claim 2, characterized in that, the MOS device comprises:
a semiconductor substrate;
a gate oxide layer formed over the semiconductor substrate;
a gate formed over the gate oxide layer, wherein the gate has sidewalls formed on its two sides; and
source/drain regions formed in the semiconductor substrate on the two sides of the gate.
4. An asymmetric gate MOS device according to claim 3, characterized in that, a length of the metal gate is about 2-11 nm.
5. An asymmetric gate MOS device according to claim 4, characterized in that, the semiconductor substrate includes silicon or silicon on insulator, and the metal-semiconductor-compound nanowire is a metal silicide nanowire.
6. An asymmetric gate MOS device according to claim 4, characterized in that, the semiconductor substrate includes germanium or germanium on insulator, and the metal-semiconductor-compound nanowire is a metal germanide nanowire.
7. A method of making an asymmetric gate MOS device according to claim 3, characterized in that, the method comprises:
providing the semiconductor substrate;
fabricating the gate oxide layer on the semiconductor substrate;
fabricating the gate over the gate oxide layer, and implanting dopant ions into the gate to cause the gate to have different work functions on its two sides;
forming the sidewalls on the two sides of the gate; and
performing source/drain implant to form source/drain regions in the semiconductor substrate.
8. A method of making an asymmetric gate MOS device according to claim 7, characterized in that, fabricating the gate over the gate oxide layer further comprises:
forming consecutively a polycrystalline semiconductor layer and an insulator layer over the gate oxide layer;
consecutively etching the insulator layer and the polycrystalline semiconductor layer to remove portions of the insulator layer and the polycrystalline semiconductor layer on two sides;
depositing metal films on sidewalls of the two sides of the polycrystalline semiconductor layer, metal in the metal films diffusing toward the polycrystalline semiconductor layer;
removing the metal films remaining on surfaces of the sidewalls of the polycrystalline semiconductor layer;
performing annealing on the polycrystalline semiconductor layer to form metal-semiconductor-compound nanowires on the sidewall surfaces of the polycrystalline semiconductor layer;
removing the insulator layer and the polycrystalline semiconductor layer;
etching the gate oxide layer using the metal-semiconductor-compound nanowires as a mask; and
implanting dopant ions into the metal-semiconductor-compound nanowires to cause each metal-semiconductor-compound nanowire to have different work functions on its two sides.
9. A method of making an asymmetric gate MOS device according to claim 8, characterized in that, dopant ions implanted into the metal-semiconductor-compound nanowires are any of phosphorous (P) ions, arsenide (As) ions, boron (B) ions or any combination thereof
10. A method of making an asymmetric gate MOS device according to claim 9, characterized in that, implanting dopant ions into the metal-semiconductor-compound nanowires to cause a respective metal-semiconductor-compound nanowire to have different work functions on its two sides is performed using single-sided ion implant on the metal-semiconductor-compound nanowire.
11. A method of making an asymmetric gate MOS device according to claim 9, characterized in that, implanting dopant ions into the metal-semiconductor-compound nanowires to cause a respective metal-semiconductor-compound nanowire to have different work functions on its two sides is performed using double-sided ion implant on the metal-semiconductor-compound nanowire.
12. A method of making an asymmetric gate MOS device according to claim 8, characterized in that, the metal films are deposited onto sidewalls on two sides of the polysilicon layer using a PVD process.
13. A method of making an asymmetric gate MOS device according to claim 12, characterized in that, during the PVD process to deposit the metal films, a target material is partially ionized into an ionic state, to cause it to produce metal ions, and a first bias voltage is applied to the polycrystalline semiconductor layer.
14. A method of making an asymmetric gate MOS device according to claim 13, characterized in that, a second bias voltage is applied to the target material to partially ionize the target material into an ionic state.
15. A method of making an asymmetric gate MOS device according to claim 14, characterized in that, the first bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
16. A method of making an asymmetric gate MOS device according to claim 14, characterized in that, the second bias voltage is any of a direct current bias voltage, an alternating current bias voltage and a pulsed bias voltage.
17. A method of making an asymmetric gate MOS device according to claim 8, characterized in that, the semiconductor substrate is silicon or silicon-on-insulator, the polycrystalline semiconductor layer is a polysilicon layer, and the metal-semiconductor-compound nanowires are metal silicide nanowires.
18. A method of making an asymmetric gate MOS device according to claim 8, characterized in that, the semiconductor substrate is germanium or germanium-on-insulator, the polycrystalline semiconductor layer is a polycrystalline germanium layer, and the metal-semiconductor-compound nanowires are metal germanide nanowires.
19. A method of making an asymmetric gate MOS device according to claim 17 or 18, characterized in that, the metal-semiconductor-compound nanowires are formed from chemical reaction between metal and the polycrystalline semiconductor layer, wherein, the metal can be any of nickel, cobalt, titanium, and ytterbium, or any of nickel, cobalt, titanium, and ytterbium incorporated with platinum.
20. A method of making an asymmetric gate MOS device according to claim 19, characterized in that, the metal is further incorporated with tungsten and/or molybdenum.
21. A method of making an asymmetric gate MOS device according to claim 8, characterized in that, the substrate is at a temperature of 0˜300° C. during the deposition of the metal film on the sidewalls on two sides of the polycrystalline semiconductor layer.
22. A method of making an asymmetric gate MOS device according to claim 8, characterized in that, the annealing temperature is about 200˜900° C.
US13/635,071 2011-04-26 2011-10-31 Asymmetric Gate MOS Device and Method of Making Abandoned US20140034956A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201110106296.1A CN102184961B (en) 2011-04-26 2011-04-26 Asymmetrical gate metal oxide semiconductor (MOS) device and manufacturing method thereof
CN201110106296.1 2011-04-26
PCT/CN2011/081571 WO2012146019A1 (en) 2011-04-26 2011-10-31 Preparation method of nano mos device and nano mos device

Publications (1)

Publication Number Publication Date
US20140034956A1 true US20140034956A1 (en) 2014-02-06

Family

ID=44571101

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/635,071 Abandoned US20140034956A1 (en) 2011-04-26 2011-10-31 Asymmetric Gate MOS Device and Method of Making
US14/113,705 Expired - Fee Related US9209029B2 (en) 2011-04-26 2011-12-28 Asymmetrical gate MOS device and method of making

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/113,705 Expired - Fee Related US9209029B2 (en) 2011-04-26 2011-12-28 Asymmetrical gate MOS device and method of making

Country Status (3)

Country Link
US (2) US20140034956A1 (en)
CN (1) CN102184961B (en)
WO (2) WO2012146019A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170207966A1 (en) * 2014-06-20 2017-07-20 Audi Ag Router and Method for Receiving and Distributing Data

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102184961B (en) * 2011-04-26 2017-04-12 复旦大学 Asymmetrical gate metal oxide semiconductor (MOS) device and manufacturing method thereof
CN103578993B (en) * 2012-07-26 2016-06-01 中芯国际集成电路制造(上海)有限公司 The forming method of a kind of semiconducter device
CN103731125B (en) * 2013-12-20 2016-09-07 北京时代民芯科技有限公司 A kind of both-end application process of asymmetric high-pressure MOS component
WO2019177861A1 (en) 2018-03-10 2019-09-19 Applied Materials, Inc. Method and apparatus for asymmetric selective physical vapor deposition
US10950448B2 (en) 2018-04-06 2021-03-16 Applied Materials, Inc. Film quality control in a linear scan physical vapor deposition process
US10927450B2 (en) 2018-12-19 2021-02-23 Applied Materials, Inc. Methods and apparatus for patterning substrates using asymmetric physical vapor deposition

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2616576B1 (en) * 1987-06-12 1992-09-18 Commissariat Energie Atomique EPROM MEMORY CELL AND MANUFACTURING METHOD THEREOF
JPH10214964A (en) * 1997-01-30 1998-08-11 Oki Electric Ind Co Ltd Mosfet and fabrication thereof
US6194768B1 (en) * 1998-10-23 2001-02-27 Advanced Micro Devices, Inc. High dielectric constant gate dielectric with an overlying tantalum gate conductor formed on a sidewall surface of a sacrificial structure
US6133129A (en) * 1999-05-07 2000-10-17 Advanced Micro Devices, Inc. Method for fabricating a metal structure with reduced length that is beyond photolithography limitations
US6337274B1 (en) * 1999-12-06 2002-01-08 Micron Technology, Inc. Methods of forming buried bit line memory circuitry
JP2004200287A (en) * 2002-12-17 2004-07-15 New Japan Radio Co Ltd Method of forming electrode for semiconductor device
US6989323B2 (en) * 2004-04-28 2006-01-24 International Business Machines Corporation Method for forming narrow gate structures on sidewalls of a lithographically defined sacrificial material
KR100680291B1 (en) * 2005-04-22 2007-02-07 한국과학기술원 Non-volatile memory having H-channel double-gate and method of manufacturing thereof and method of operating for multi-bits cell operation
JP5015446B2 (en) * 2005-05-16 2012-08-29 アイメック Method for forming double fully silicided gates and device obtained by said method
CN100423245C (en) * 2005-12-07 2008-10-01 中国科学院物理研究所 Metal silicide nano-wire and its making method
US7425491B2 (en) * 2006-04-04 2008-09-16 Micron Technology, Inc. Nanowire transistor with surrounding gate
CN101536153B (en) * 2006-11-06 2011-07-20 Nxp股份有限公司 Method of manufacturing a FET gate
US7790611B2 (en) * 2007-05-17 2010-09-07 International Business Machines Corporation Method for FEOL and BEOL wiring
US8110465B2 (en) * 2007-07-30 2012-02-07 International Business Machines Corporation Field effect transistor having an asymmetric gate electrode
CN101452956B (en) * 2007-12-06 2011-06-01 上海华虹Nec电子有限公司 High voltage PMOS device and production method
US7781274B2 (en) * 2008-03-27 2010-08-24 Kabushiki Kaisha Toshiba Multi-gate field effect transistor and method for manufacturing the same
US20100127331A1 (en) * 2008-11-26 2010-05-27 Albert Ratnakumar Asymmetric metal-oxide-semiconductor transistors
CN102184961B (en) * 2011-04-26 2017-04-12 复旦大学 Asymmetrical gate metal oxide semiconductor (MOS) device and manufacturing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20170207966A1 (en) * 2014-06-20 2017-07-20 Audi Ag Router and Method for Receiving and Distributing Data

Also Published As

Publication number Publication date
WO2012146044A1 (en) 2012-11-01
CN102184961A (en) 2011-09-14
CN102184961B (en) 2017-04-12
US9209029B2 (en) 2015-12-08
US20140048875A1 (en) 2014-02-20
WO2012146019A1 (en) 2012-11-01

Similar Documents

Publication Publication Date Title
US9209029B2 (en) Asymmetrical gate MOS device and method of making
US9450078B1 (en) Forming punch-through stopper regions in finFET devices
RU2245589C2 (en) Mos-transistor and method of producing mos-transistor
US8329566B2 (en) Method of manufacturing a high-performance semiconductor device
US7329937B2 (en) Asymmetric field effect transistors (FETs)
US8643121B2 (en) Semiconductor device and method of manufacturing a semiconductor device
CN107004701B (en) Tunnel field effect transistor and method for manufacturing the same
US8860140B2 (en) Tunneling field effect transistor and method for forming the same
US20150048313A1 (en) Strip-shaped gate tunneling field effect transistor with double-diffusion and a preparation method thereof
US9379214B2 (en) Reduced variation MOSFET using a drain-extension-last process
GB2455054A (en) Method of manufacturing a FINFET
WO2007068393A1 (en) Mos transistor with better short channel effect control and corresponding manufacturing method
WO2015070528A1 (en) Method for suppressing leakage current of tunnel field-effect transistor, corresponding device, and manufacturing method
CN107026202B (en) High voltage MOSFET, semiconductor structure and manufacturing method thereof
Lindert et al. Quasi-planar FinFETs with selectively grown germanium raised source/drain
US20010031522A1 (en) Method of manufacturing a semiconductor device
US10418461B2 (en) Semiconductor structure with barrier layers
US20140034955A1 (en) Nano-MOS Devices and Method of Making
CN110718463B (en) Tunneling field effect transistor and forming method thereof
KR102065242B1 (en) The local thermal annealing method for curing of gate oxide damage utilizing punchthrough current in mosfet
US10727130B2 (en) Semiconductor device and fabrication method thereof
Xu et al. Device parameter optimization for sub-20 nm node HK/MG-last bulk FinFETs
CN103165453A (en) High-dielectric metal gate metal oxide semiconductor (MOS) and manufacturing method thereof
Dixit et al. Minimization of MuGFET source/drain resistance using wrap-around NiSi-HDD contacts
CN107293490B (en) Method for manufacturing semiconductor structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUDAN UNIVERSITY, CHINA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, DONGPING;HU, CHENG;ZHU, LUN;AND OTHERS;REEL/FRAME:028975/0425

Effective date: 20120502

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION