US20130270647A1 - Structure and method for nfet with high k metal gate - Google Patents
Structure and method for nfet with high k metal gate Download PDFInfo
- Publication number
- US20130270647A1 US20130270647A1 US13/448,846 US201213448846A US2013270647A1 US 20130270647 A1 US20130270647 A1 US 20130270647A1 US 201213448846 A US201213448846 A US 201213448846A US 2013270647 A1 US2013270647 A1 US 2013270647A1
- Authority
- US
- United States
- Prior art keywords
- layer
- work function
- dielectric layer
- semiconductor substrate
- function metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 83
- 239000002184 metal Substances 0.000 title claims abstract description 83
- 238000000034 method Methods 0.000 title claims description 90
- 239000004065 semiconductor Substances 0.000 claims abstract description 68
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 65
- 229920005591 polysilicon Polymers 0.000 claims abstract description 65
- 239000000758 substrate Substances 0.000 claims abstract description 59
- 239000007769 metal material Substances 0.000 claims abstract description 24
- 230000000694 effects Effects 0.000 claims abstract description 19
- 239000010410 layer Substances 0.000 claims description 196
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 42
- 239000000463 material Substances 0.000 claims description 18
- 229910021332 silicide Inorganic materials 0.000 claims description 16
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 16
- 238000000059 patterning Methods 0.000 claims description 14
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 13
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 13
- 238000005530 etching Methods 0.000 claims description 12
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 11
- 238000005468 ion implantation Methods 0.000 claims description 11
- 125000006850 spacer group Chemical group 0.000 claims description 11
- 238000000137 annealing Methods 0.000 claims description 8
- 238000000151 deposition Methods 0.000 claims description 8
- 230000005669 field effect Effects 0.000 claims description 7
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 6
- 229910052721 tungsten Inorganic materials 0.000 claims description 6
- 239000010937 tungsten Substances 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052782 aluminium Inorganic materials 0.000 claims description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 239000010949 copper Substances 0.000 claims description 5
- 239000000126 substance Substances 0.000 claims description 5
- 238000005498 polishing Methods 0.000 claims description 4
- IVHJCRXBQPGLOV-UHFFFAOYSA-N azanylidynetungsten Chemical compound [W]#N IVHJCRXBQPGLOV-UHFFFAOYSA-N 0.000 claims description 3
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 claims description 3
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 2
- 239000011229 interlayer Substances 0.000 claims description 2
- 239000010936 titanium Substances 0.000 claims description 2
- 229910052719 titanium Inorganic materials 0.000 claims description 2
- 230000006870 function Effects 0.000 description 40
- 229920002120 photoresistant polymer Polymers 0.000 description 20
- 239000003989 dielectric material Substances 0.000 description 14
- 238000005229 chemical vapour deposition Methods 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 8
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 8
- 238000001459 lithography Methods 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- 229910021417 amorphous silicon Inorganic materials 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 6
- 229910052581 Si3N4 Inorganic materials 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 5
- 238000011068 loading method Methods 0.000 description 4
- 150000004767 nitrides Chemical class 0.000 description 4
- 238000013461 design Methods 0.000 description 3
- 238000011049 filling Methods 0.000 description 3
- 238000011065 in-situ storage Methods 0.000 description 3
- 238000002955 isolation Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000005240 physical vapour deposition Methods 0.000 description 3
- 239000002243 precursor Substances 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 2
- 239000000460 chlorine Substances 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 229910001092 metal group alloy Inorganic materials 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- ZXEYZECDXFPJRJ-UHFFFAOYSA-N $l^{3}-silane;platinum Chemical compound [SiH3].[Pt] ZXEYZECDXFPJRJ-UHFFFAOYSA-N 0.000 description 1
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 229910052691 Erbium Inorganic materials 0.000 description 1
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 235000011114 ammonium hydroxide Nutrition 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- VTVVPPOHYJJIJR-UHFFFAOYSA-N carbon dioxide;hydrate Chemical compound O.O=C=O VTVVPPOHYJJIJR-UHFFFAOYSA-N 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000010894 electron beam technology Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- UYAHIZSMUZPPFV-UHFFFAOYSA-N erbium Chemical compound [Er] UYAHIZSMUZPPFV-UHFFFAOYSA-N 0.000 description 1
- -1 etching Polymers 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- WIHZLLGSGQNAGK-UHFFFAOYSA-N hafnium(4+);oxygen(2-) Chemical compound [O-2].[O-2].[Hf+4] WIHZLLGSGQNAGK-UHFFFAOYSA-N 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000010884 ion-beam technique Methods 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910052914 metal silicate Inorganic materials 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 1
- 229910021334 nickel silicide Inorganic materials 0.000 description 1
- 229910017604 nitric acid Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 229910021339 platinum silicide Inorganic materials 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229910000077 silane Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 239000002002 slurry Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- WQJQOUPTWCFRMM-UHFFFAOYSA-N tungsten disilicide Chemical compound [Si]#[W]#[Si] WQJQOUPTWCFRMM-UHFFFAOYSA-N 0.000 description 1
- 229910021342 tungsten silicide Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02362—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment formation of intermediate layers, e.g. capping layers or diffusion barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823828—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/823842—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/8238—Complementary field-effect transistors, e.g. CMOS
- H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/161—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys
- H01L29/165—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table including two or more of the elements provided for in group H01L29/16, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
- H01L29/4958—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo with a multiple layer structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/517—Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66515—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned selective metal deposition simultaneously on the gate and on source or drain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66636—Lateral single gate silicon transistors with source or drain recessed by etching or first recessed by etching and then refilled
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7842—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate
- H01L29/7848—Field effect transistors with field effect produced by an insulated gate means for exerting mechanical stress on the crystal lattice of the channel region, e.g. using a flexible substrate the means being located in the source/drain region, e.g. SiGe source and drain
Definitions
- FETs Field effect transistors
- IC integrated circuit
- One issue is related with dishing effect during a polishing process.
- a gate replacement process includes an etch process to remove the polysilicon gate.
- the formed polysilicon resistors can be damaged and recessed by the etch process, causing the deviation of the resistance of the polysilicon resistor from the designed target. Therefore, a structure integrated with high k metal gate a method making the same are needed to address the above issues.
- FIG. 1 is a flowchart of a method making a semiconductor device having a metal gate stack and a polysilicon stack constructed according to various aspects of the present disclosure.
- FIGS. 2-7 are sectional views of one embodiment of a semiconductor structure having a metal gate stack and a polysilicon stack at various fabrication stages constructed according to various aspects of the present disclosure.
- first and second features are formed in direct contact
- additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact.
- FIG. 1 is a flowchart of a method 100 for making a semiconductor device according to one embodiment.
- FIGS. 2 through 7 are sectional views of a semiconductor structure 200 at various fabrication stages and constructed according to one or more embodiments.
- the semiconductor structure 200 includes various gate stacks, such as a polysilicon gate stack for an n-type FET and a metal gate stack for p-type FET.
- the semiconductor structure 200 further includes a polysilicon resistor constructed according to various aspects of the present disclosure.
- the semiconductor structure 200 and the method 100 are collectively described with reference to FIGS. 1 through 7 .
- the method 100 begins at step 102 by providing a semiconductor substrate 202 .
- the semiconductor substrate 202 includes silicon.
- the substrate includes germanium, silicon germanium or other proper semiconductor materials.
- the semiconductor substrate 202 also includes various isolation features such as shallow trench isolation (STI) formed in the substrate to separate various devices.
- STI shallow trench isolation
- the formation of the STI features includes etching a trench in a substrate and filling the trench by one or more insulator materials such as silicon oxide, silicon nitride, or silicon oxynitride.
- the filled trench may have a multi-layer structure such as a thermal oxide liner layer with silicon nitride filling the trench.
- the STI feature is created using a process sequence such as: growing a pad oxide, forming a low pressure chemical vapor deposition (LPCVD) nitride layer, patterning an STI opening using photoresist and masking, etching a trench in the substrate, optionally growing a thermal oxide trench liner to improve the trench interface, filling the trench with CVD oxide, using chemical mechanical planarization (CMP) to etch back, and using nitride stripping to leave the STI structure.
- LPCVD low pressure chemical vapor deposition
- CMP chemical mechanical planarization
- the semiconductor substrate 202 also includes various doped features, such as n-wells and p-wells formed in various active regions. Those doped features are formed by suitable techniques, such as ion implantation.
- the semiconductor substrate 202 includes a first region 204 for various devices and a second region 206 with no or less functional devices.
- the various devices in the first region include various n-type and p-type field-effect transistors and one or more polysilicon resistors.
- the first region 204 includes a device region 208 for an exemplary n-type FET (nFET), a device region 210 for an exemplary p-type FET (pFET), and a device region 212 for a resistor of high resistance.
- the method 100 proceeds to step 104 by forming a gate dielectric layer 218 and a capping layer 220 .
- the gate dielectric layer 218 is formed on the semiconductor substrate 202 .
- the gate dielectric layer 218 includes a high-k dielectric material.
- the high-k dielectric material includes a dielectric material having the dielectric constant higher than that of thermal silicon oxide, which is about 3.9.
- the high-k dielectric material includes hafnium oxide (HfO).
- the high-k dielectric material includes metal oxide, metal nitride, or combinations thereof.
- the gate dielectric layer 218 of high k dielectric material may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), plasma enhanced CVD (PE CVD), or plasma enhanced ALD (PEALD).
- the gate dielectric layer 218 of high-k dielectric material includes a thickness ranging between about 10 angstrom and about 100 angstrom.
- the gate dielectric layer 218 further includes an interfacial layer (IL) disposed between the high-k dielectric material film and the semiconductor substrate 202 .
- the interfacial layer includes silicon oxide formed by a suitable technique, such as thermal oxidation.
- the interfacial layer may be formed by other technique, such as ALD or CVD.
- the capping layer 220 is formed on the gate dielectric layer 218 .
- the capping layer 220 prevents the metal diffusion from gate electrodes to the gate dielectric layer.
- the capping layer 220 is one of the materials to form a work function material for nFET.
- the work function material for nFET has a proper work function such that the threshold voltage of the nFET is reduced.
- the substrate 202 is a silicon substrate
- the work function material for nFET has a work function close to the silicon conduction band (Ec) or lower work function.
- the work function material for nFET has a work function about 4.2 eV or less.
- the capping layer 220 includes lanthanum oxide (LaO).
- the capping layer 220 is formed by a suitable technique, such as CVD, PVD or other method.
- the method 100 proceeds to step 106 by patterning the capping layer 220 using a procedure including a lithography process.
- An exemplary lithography process may include photoresist patterning, etching, and photoresist stripping.
- the photoresist patterning may further include processing steps of coating, exposing pattern, post-exposure baking, and developing photoresist.
- the etching uses a proper etchant to selectively remove the capping layer 220 .
- the etchant may include HCl or weak acid (CO2 water).
- the capping layer 220 is patterned such that the patterned capping layer 220 covers the device region 208 for nFET and exposes the device region 210 for pFET. Furthermore, the patterned capping layer 220 covers the second region 206 where one or more dummy gate stacks are to be formed to adjust the pattern density for improved etching effect. By keeping the LaO layer 220 in the second region 206 , the etch bias associated with the loading effect in the lanthanum oxide etch process is reduced.
- the method 100 proceeds to step 108 by forming a metal layer 222 and polysilicon layer 224 .
- the metal layer 222 is chosen to have a proper work function for the pFET, also referred to as p work function metal (or p metal).
- a p type work function metal is a metal or metal alloy having a work function such that the threshold voltage of the associated pFET is reduced.
- the p work function metal has a work function close to the silicon valence band energy (Ev) or higher work function, presenting strong electron bonding energy to the nuclei.
- the p work function metal has a work function of about 5.2 eV or higher.
- the metal layer 222 is further properly chosen such that the capping layer 220 and the metal layer 222 together form a material layer with a work function close to 4.2 eV or less.
- the metal layer 222 includes titanium nitride (TiN) formed by a suitable technique, such as PVD.
- the metal layer 222 includes tantalum nitride (TaN), tungsten nitride (WN), or combinations thereof.
- the polysilicon (or amorphous silicon) layer 224 may be formed by CVD with precursor silane (SiH4) or other silicon based precursor.
- the deposition of the amorphous silicon may be performed at a raised temperature. In one example, the deposition temperature is greater than about 400° C.
- the polysilicon (or amorphous) layer 224 may be in situ doped using the precursor including dopant-containing gas according to one embodiment.
- the method 100 proceeds to step 110 by patterning the gate material layers to form various patterned stacks 228 including transistor gate stacks, one or more resistor, and one or more dummy gate.
- the gate material layers include gate dielectric layer 218 , (the capping layer 220 ) the p metal layer 222 , the polysilicon layer 224 .
- one gate stack 228 a for nFET is formed in the device region 208 and includes the capping layer 220 and the metal layer 222 .
- One gate stack 228 b for pFET is formed in the device region 210 and includes the metal layer 222 .
- a resistor 228 c with a material stack same to the pFET gate stack 228 b is formed in the device region 212 .
- Two exemplary dummy gate stacks 228 d and 228 e with material stacks same to the nFET gate stack 228 a are formed in the second region 206 .
- the patterning process to form gate stacks and resistor include a lithography patterning process.
- the patterning process includes forming a patterned photoresist, etching, and photoresist stripping.
- the patterning process may further use a hard mask as an etch mask.
- a hard mask layer is formed on the gate material layers; a patterned photoresist layer is formed on the hard mask; a first etch process is applied to the hard mask to transfer the pattern from the patterned photoresist to the hard mask; and a second etch process is applied to the gate material layers using the patterned hard mask as an etch mask.
- the hard mask layer includes a silicon oxide (SiO 2 ) layer and a silicon nitride (SiN) layer on the silicon oxide. SiN or SiO2 can be formed by CVD or other suitable technique.
- the resistive stack 228 c is formed as a passive device. This passive device may be used as a resistor or alternatively used as a polysilicon fuse.
- the resistor 228 c is disposed on one STI feature.
- the resistor 228 c is substantially disposed in the active region of the substrate 202 .
- the resistor can be partially on the active region and partially on the STI feature.
- an ion implantation may be applied to the resistor 228 c to introduce doping species and adjust its resistance.
- the method 100 proceeds to step 112 by forming source and drain features on the semiconductor substrate 202 .
- the source and drain features include light doped drain (LDD) regions and heavily doped source and drain (S/D), collectively referred to as source and drain features, formed by one or more implantation processes.
- LDD light doped drain
- S/D heavily doped source and drain
- the source and drain regions are formed, respectively, for the nFET and pFET, using proper doping species.
- the LDD features are formed by an ion implantation with a light doping dose.
- spacers 230 are formed by dielectric deposition and anisotropic etch, such as plasma etch. Then the heavily doped S/D features are formed by an ion implantation with a heavy doping dose.
- the various source and drain features of the p-type FETs can be formed in a similar procedure but with opposite doping type.
- the sidewall spacer 230 on the sidewalls of the resistor 228 c may be formed simultaneously during the process to form the spacers of nFETs and the pFETs.
- the resistor region 212 is protected by a mask layer, such as a patterned photoresist layer.
- the LDD features of nFETs are formed by an ion implantation while the regions of pFETs and the resistors are covered by a patterned photoresist layer; the LDD features of pFETs are formed by an ion implantation while the regions of nFETs and the resistors are covered by another patterned photoresist layer; then spacers are formed to nFET gate stacks, pFET gate stacks and resistors by deposition and etch; the S/D features of nFETs are formed by ion implantation while the regions of pFETs and the resistors are covered by another patterned photoresist layer; and the S/D features of pFETs are formed by ion implantation while the regions of nFETs and the resistors are covered by another patterned photoresist layer.
- a high temperature annealing process is followed to activate the various doping species in the source and drain regions and the resistors.
- the thermal annealing process is applied to the semiconductor substrate 202 to further react the capping layer 220 with the metal layer 222 , forming a work function metal for nFET in the device region 208 .
- the method 100 proceeds to step 114 by forming an inter-level dielectric (ILD) layer 232 (also referred to as ILD 0 ).
- the ILD layer 232 is first formed on the semiconductor substrate 202 .
- the ILD layer 232 includes silicon oxide, low k dielectric material, other suitable dielectric materials, or combinations thereof.
- the ILD layer 232 is formed by a suitable technique, such as CVD. For example, a high density plasma CVD may be implemented to form the ILD layer 232 .
- the ILD layer 232 is deposited on the substrate 202 , and fills in the gaps between the resistor and the gate stacks 228 a and 228 b .
- the ILD layer 232 is formed on the substrate to a level above the top surface of the resistors and the gate stacks.
- a chemical mechanical polishing (CMP) process is applied to the ILD layer 232 to reduce the thickness of the ILD layer 232 such that the resistors and the gate stacks are exposed from the top side.
- CMP chemical mechanical polishing
- the processing conditions and parameters of the CMP process including slurry chemical and polishing pressure, can be tuned to partially remove and planarize the ILD layer 232 .
- the method 100 proceeds to step 116 by replacing the polysilicon gate stack 228 b in the device region 210 with a metal gate.
- a patterned photoresist layer 234 is formed on the substrate 202 .
- the patterned photoresist layer 234 includes one or more openings to expose the gate stack 228 b in the device region 210 .
- an etch process is applied to remove the polysilicon or amorphous silicon of the dummy gates 228 b within the device region 210 . If the hard mask is used to form gate stacks 228 , the etch process removes the hard mark as well. In one embodiment, the etch process includes two steps wherein the first step is designed to remove the hard mask and the second step is designed to remove the polysilicon 224 in the device region 210 . After the polysilicon in the device region 210 is removed, a trench 236 is formed in the device region 210 and is referred to as a gate trench.
- the etching process used to remove the polysilicon (or amorphous silicon) of the gate stack 228 b in the device region 210 may implement suitable dry etching, wet etching or combinations thereof.
- an etching solution including HNO3, H2O and HF, or NH4OH solution may be used to remove polysilicon (or amorphous silicon).
- chlorine (Cl)-based plasma may be used to selectively remove the polysilicon.
- metal material layer 240 are formed in the gate trench 236 , as illustrated in FIG. 6 .
- the metal material layer 240 is substantially fills in the gate trench.
- the metal material layer 240 includes aluminum, copper or tungsten according to various embodiments.
- the method to form the metal material 240 may include PVD, CVD, ALD, PECVD, PEALD or spin-on metal.
- the metal material layer 240 may further include other metal or metal alloy films, such as an additional capping layer or a buffer layer.
- the method 100 proceeds to step 118 by performing a CMP process 242 to remove the excessive metal material 240 disposed on the ILD layer 232 .
- the CMP process 242 is tuned to effectively polish the metal material 240 .
- the gate stack 228 a for the nFET in the device region 208 is formed by a gate-first approach.
- the resistor 228 c in the device region 212 is formed with the gate stack 228 a . Both the gate stack 228 a and the resistor 228 c have polysilicon surfaces that may be damaged by the CMP process 242 , causing the height variation and performance degradation.
- the dummy gate stacks (e.g., 228 d and 228 e ) are formed with the gate stack 228 a by the gate first process, which provides polysilicon surfaces and a uniformed polysilicon pattern density.
- the gate first process which provides polysilicon surfaces and a uniformed polysilicon pattern density.
- the overall metal gate density is not too high, and the dishing effect during the CMP process is substantially suppressed.
- the nFET gate stack 228 a has a better tuned work function for nFET in the device region 208 and the gate stack 228 b has a better tuned work function for pFET in the device region 210 .
- the metal layer 222 in the gate stack 228 b is not unexpectedly tuned by the thermal annealing process during the formation of the source and drain features.
- the method 100 proceeds to step 120 by forming a silicide feature 244 on the polysilicon surface of the gate stack 228 a for nFET in the device region 208 with reduced contact resistance.
- the silicide feature 244 may include nickel silicide, cobalt silicide, tungsten silicide, tantalum silicide, titanium silicide, platinum silicide, erbium silicide, palladium silicide, or combinations thereof.
- the silicide may be formed by a procedure including depositing a metal ((such as nickel) on the substrate, reacting the metal with polysilicon to form silicide at an elevated temperature (such as through a thermal annealing), and then etching to remove the un-reacted metal. Another annealing process may be followed with a higher temperature and a shorter annealing duration such that the formed silicide is transferred from a high resistive phase to a low resistive phase.
- a patterned mask photoresist or hard mask
- the one or more resistors (such as 228 c ) in the device region 212 can be properly configured and alternatively used as a polysilicon fuse (or amorphous silicon fuse) for other applications.
- the resistors are configured as an array, each being disposed on the shallow trench isolation (STI).
- the semiconductor structure 200 is a portion of an integrated circuit having both plurality of resistors and various field effect transistors where each nFET has a gate stack of high k dielectric and polysilicon gate electrode and each nFET has a gate stack of high k dielectric and metal gate electrode.
- the polysilicon layer 224 can be in-situ boron doped during the polysilicon deposition.
- the in-situ doping is tuned to achieve an expected resistivity of the polysilicon layer 224 so one or more ion implantations may be eliminated.
- the pFET has a strained structure for enhanced carrier mobility and improved device performance.
- silicon germanium (SiGe) is formed in the source and drain regions of the pFET to achieve a proper stress effect.
- the silicon substrate within the source and drain regions of the pFET are recessed by one or more etching step.
- SiGe is epi grown in the recessed regions and heavy doped source and drain are formed in the epi grown SiGe features.
- a dummy spacer is formed after the formation of the LDD features. The dummy spacer is removed after the formation of the SiGe features.
- a main spacer is formed on the sidewalls of the associated gate stack, with a different thickness such that the heavy doped source and drain have an offset from the SiGe features.
- the main spacer is thicker than the dummy spacer such that the heavy doped source and drain are formed in the SiGe features.
- the nFET has a strained structure for enhanced carrier mobility and improved device performance.
- silicon carbide (SiC) is formed in the source and drain regions of the nFET to achieve a proper stress effect.
- the strained nFET can be formed similarly as the strained pFET is formed.
- the gate electrodes for pFET (or nFET) have a multiple conductive layers with an optimized work function and reduced threshold voltage.
- the dummy gates in the second region 206 may have different dimensions.
- the dummy gates may have a width less or greater than the width of the nFET gate or the pFET gate so that the pattern density may be more flexibly tuned to reduced CMP dishing issue.
- the multilayer interconnection includes vertical interconnects, such as conventional vias or contacts, and horizontal interconnects, such as metal lines.
- the various interconnection features may implement various conductive materials including copper, tungsten and silicide.
- a damascene process is used to form copper related multilayer interconnection structure.
- tungsten is used to form tungsten plug in the contact holes.
- the high k dielectric layer can be formed by other suitable process such as metal organic chemical vapor deposition (MOCVD), or molecular beam epitaxy (MBE).
- MOCVD metal organic chemical vapor deposition
- MBE molecular beam epitaxy
- the high k dielectric material includes HfO2.
- the high k dielectric material includes Al2O3.
- the high k dielectric material layer includes metal nitrides, metal silicates or other metal oxides.
- the interfacial layer (such as silicon oxide) may be formed on the silicon substrate by a thermal oxidation, ALD, UV-Ozone Oxidation or other suitable method.
- the various patterning process may include forming a patterned photoresist layer by a lithography process.
- An exemplary lithography process may include processing steps of photoresist spin-on coating, soft baking, mask aligning, exposing, post-exposure baking, developing photoresist and hard baking.
- the lithography exposing process may also be implemented or replaced by other proper methods such as maskless lithography, electron-beam writing, ion-beam writing, thermal lithography, and molecular imprint.
- the polysilicon pattern density is a factor to control the high k metal gate (HKMG) gate-last process.
- a certain level of polysilicon density is required and defined by design rule.
- additional dummy polysilicon gates are mandatorily inserted in the polysilicon isolated regions.
- the dummy gates e.g., 228 d and 228 e
- the gate first process that forms the nFET (e.g., 228 a ) so that the loading effect of some related processes can be improved.
- the disclosed method is fully compatible with the HKMG gate-last process, the loading effect of the capping layer is improved and the loading effect of metal gate in the device region 210 is improved as well during the CMP process.
- the semiconductor structure includes a FET and a polysilicon resistor (or polysilicon fuse), and may be extended to other integrated circuit having a metal gate stack.
- the semiconductor structures may include a dynamic random access memory (DRAM) cell, an imaging sensor, a capacitor and/or other microelectronic devices (collectively referred to herein as microelectronic devices).
- the semiconductor structure includes FinFET transistors.
- aspects of the present disclosure are also applicable and/or readily adaptable to other type of transistor, including single-gate transistors, double-gate transistors and other multiple-gate transistors, and may be employed in many different applications, including sensor cells, memory cells, logic cells, and others.
- the integrated circuit includes a semiconductor substrate; a n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, and a polysilicon layer on the p work function metal; and a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal.
- nFET n-type filed effect transistor
- pFET p-type filed effect transistor
- the nFET further comprising a silicide feature formed on the polysilicon feature.
- the capping layer includes lanthanum oxide (LaO).
- the p work function metal includes titanium nitride (TiN).
- the metal material includes aluminum.
- each of the nFET and pFET further includes an interfacial layer of silicon oxide disposed between the semiconductor substrate and the high k dielectric layer.
- the integrated circuit further includes a resistor formed on the semiconductor substrate and having the high k dielectric layer, the p work function metal on the high k dielectric layer, and the polysilicon feature on the p work function metal.
- the integrated circuit further includes at least one dummy gate formed on the semiconductor substrate and having the high k dielectric layer, the capping layer on the high k dielectric layer, the p work function metal on the capping layer, and the polysilicon feature on the p work function metal.
- the present disclosure also provides one embodiment of a semiconductor structure.
- the semiconductor structure includes a semiconductor substrate; a n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, a polysilicon layer on the p work function metal, and a silicide feature on the polysilicon layer; a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal; and a dummy gate formed on the semiconductor substrate and having the high k dielectric layer, the capping layer on the high k dielectric layer, the p work function metal on the capping layer, and the polysilicon feature on the p work function metal.
- nFET n-type filed effect transistor
- the semiconductor structure further includes a resistor formed on the semiconductor substrate and having the high k dielectric layer, the p work function metal on the high k dielectric layer, and the polysilicon layer on the p work function metal.
- the capping layer includes lanthanum oxide (LaO).
- the p work function metal includes a material selected from the group consisting of titanium nitride (TiN), tantalum nitride, tungsten nitride (WN) and combination of.
- the metal material includes a metal selected from the group consisting of aluminum, copper, tungsten and combination thereof.
- each of the nFET and pFET further includes an interfacial layer of silicon oxide disposed between the semiconductor substrate and the high k dielectric layer.
- the first gate stack, the second gate stack and the dummy gate stack each include gate spacer disposed on respective gate stack sidewalls.
- the semiconductor structure further includes an interlayer dielectric (ILD) material formed in gaps of the first gate, the second gate and dummy gate.
- ILD interlayer dielectric
- the present disclosure also provide an embodiment of a method.
- the method includes providing a semiconductor substrate having a first region for a n-type field effect transistor (nFET), a second region for a p-type field effect transistor (pFET) and a third region for a dummy gate; forming a high k dielectric layer on a semiconductor substrate in the first, second and third regions; forming a lanthanum oxide capping layer on the high k dielectric layer within the first and second regions; forming a titanium nitride layer on the lanthanum oxide layer in the first and second regions and on the high dielectric layer in the second region; forming a polysilicon layer on the titanium layer in the first, second and second regions; patterning the polysilicon layer, titanium nitride layer, the lanthanum oxide layer and the high k dielectric layer to form a first gate stack in the first region, a second gate stack in the second region and a dummy gate stack in the third region; and replacing the polysilicon
- the replacing the polysilicon layer in the second region by a metal material includes etching the polysilicon layer in the second region, resulting a gate trench; depositing the metal material in the gate trench; and performing a chemical mechanical polishing (CMP) process to the metal material.
- CMP chemical mechanical polishing
- the method further includes forming a silicide on the first gate stack in the first region.
- the method further includes forming source and drain features in the semiconductor substrate by ion implantation after the patterning the polysilicon layer, titanium nitride layer, the lanthanum oxide layer and the high k dielectric layer; and performing a thermal annealing to the semiconductor substrate to resistor.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The present disclosure provides an integrated circuit. The integrated circuit includes a semiconductor substrate; a n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, and a polysilicon layer on the p work function metal; and a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal.
Description
- Field effect transistors (FETs) have been used in conventional integrated circuit (IC) design. Due to shrinking technology nodes, high-k dielectric material and metal are often considered to form a gate stack for a FET. Integration issues exist when forming various metal-gate FETs onto a single IC chip, especially when resistors are integrated in an IC circuit. One issue is related with dishing effect during a polishing process. In another example, a gate replacement process includes an etch process to remove the polysilicon gate. However, the formed polysilicon resistors can be damaged and recessed by the etch process, causing the deviation of the resistance of the polysilicon resistor from the designed target. Therefore, a structure integrated with high k metal gate a method making the same are needed to address the above issues.
- Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 is a flowchart of a method making a semiconductor device having a metal gate stack and a polysilicon stack constructed according to various aspects of the present disclosure. -
FIGS. 2-7 are sectional views of one embodiment of a semiconductor structure having a metal gate stack and a polysilicon stack at various fabrication stages constructed according to various aspects of the present disclosure. - It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of various embodiments. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Moreover, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact.
-
FIG. 1 is a flowchart of amethod 100 for making a semiconductor device according to one embodiment.FIGS. 2 through 7 are sectional views of asemiconductor structure 200 at various fabrication stages and constructed according to one or more embodiments. Thesemiconductor structure 200 includes various gate stacks, such as a polysilicon gate stack for an n-type FET and a metal gate stack for p-type FET. In the present embodiment, thesemiconductor structure 200 further includes a polysilicon resistor constructed according to various aspects of the present disclosure. Thesemiconductor structure 200 and themethod 100 are collectively described with reference toFIGS. 1 through 7 . - Referring to
FIGS. 1 and 2 , themethod 100 begins atstep 102 by providing asemiconductor substrate 202. Thesemiconductor substrate 202 includes silicon. Alternatively, the substrate includes germanium, silicon germanium or other proper semiconductor materials. Thesemiconductor substrate 202 also includes various isolation features such as shallow trench isolation (STI) formed in the substrate to separate various devices. - The formation of the STI features includes etching a trench in a substrate and filling the trench by one or more insulator materials such as silicon oxide, silicon nitride, or silicon oxynitride. The filled trench may have a multi-layer structure such as a thermal oxide liner layer with silicon nitride filling the trench. In one embodiment, the STI feature is created using a process sequence such as: growing a pad oxide, forming a low pressure chemical vapor deposition (LPCVD) nitride layer, patterning an STI opening using photoresist and masking, etching a trench in the substrate, optionally growing a thermal oxide trench liner to improve the trench interface, filling the trench with CVD oxide, using chemical mechanical planarization (CMP) to etch back, and using nitride stripping to leave the STI structure.
- The
semiconductor substrate 202 also includes various doped features, such as n-wells and p-wells formed in various active regions. Those doped features are formed by suitable techniques, such as ion implantation. - In one embodiment, the
semiconductor substrate 202 includes afirst region 204 for various devices and asecond region 206 with no or less functional devices. The various devices in the first region include various n-type and p-type field-effect transistors and one or more polysilicon resistors. In the present embodiment, thefirst region 204 includes adevice region 208 for an exemplary n-type FET (nFET), adevice region 210 for an exemplary p-type FET (pFET), and adevice region 212 for a resistor of high resistance. - Still referring to
FIGS. 1 and 2 , themethod 100 proceeds tostep 104 by forming a gatedielectric layer 218 and acapping layer 220. The gatedielectric layer 218 is formed on thesemiconductor substrate 202. In the present embodiment, the gatedielectric layer 218 includes a high-k dielectric material. The high-k dielectric material includes a dielectric material having the dielectric constant higher than that of thermal silicon oxide, which is about 3.9. In one example, the high-k dielectric material includes hafnium oxide (HfO). In various examples, the high-k dielectric material includes metal oxide, metal nitride, or combinations thereof. In one example, the gatedielectric layer 218 of high k dielectric material may be formed by chemical vapor deposition (CVD), atomic layer deposition (ALD), plasma enhanced CVD (PE CVD), or plasma enhanced ALD (PEALD). In another example, the gatedielectric layer 218 of high-k dielectric material includes a thickness ranging between about 10 angstrom and about 100 angstrom. - In another embodiment, the gate
dielectric layer 218 further includes an interfacial layer (IL) disposed between the high-k dielectric material film and thesemiconductor substrate 202. In one example, the interfacial layer includes silicon oxide formed by a suitable technique, such as thermal oxidation. The interfacial layer may be formed by other technique, such as ALD or CVD. - The
capping layer 220 is formed on the gatedielectric layer 218. Thecapping layer 220 prevents the metal diffusion from gate electrodes to the gate dielectric layer. In the present embodiment, thecapping layer 220 is one of the materials to form a work function material for nFET. The work function material for nFET has a proper work function such that the threshold voltage of the nFET is reduced. When thesubstrate 202 is a silicon substrate, the work function material for nFET has a work function close to the silicon conduction band (Ec) or lower work function. For example, the work function material for nFET has a work function about 4.2 eV or less. In the present embodiment, thecapping layer 220 includes lanthanum oxide (LaO). Thecapping layer 220 is formed by a suitable technique, such as CVD, PVD or other method. - Referring to
FIGS. 1 and 3 , themethod 100 proceeds tostep 106 by patterning thecapping layer 220 using a procedure including a lithography process. An exemplary lithography process may include photoresist patterning, etching, and photoresist stripping. The photoresist patterning may further include processing steps of coating, exposing pattern, post-exposure baking, and developing photoresist. The etching uses a proper etchant to selectively remove thecapping layer 220. In the present embodiment where thecapping layer 220 includes LaO film, the etchant may include HCl or weak acid (CO2 water). - In one embodiment, the
capping layer 220 is patterned such that the patternedcapping layer 220 covers thedevice region 208 for nFET and exposes thedevice region 210 for pFET. Furthermore, the patternedcapping layer 220 covers thesecond region 206 where one or more dummy gate stacks are to be formed to adjust the pattern density for improved etching effect. By keeping theLaO layer 220 in thesecond region 206, the etch bias associated with the loading effect in the lanthanum oxide etch process is reduced. - Referring to
FIGS. 1 and 4 , themethod 100 proceeds to step 108 by forming ametal layer 222 andpolysilicon layer 224. Themetal layer 222 is chosen to have a proper work function for the pFET, also referred to as p work function metal (or p metal). A p type work function metal is a metal or metal alloy having a work function such that the threshold voltage of the associated pFET is reduced. The p work function metal has a work function close to the silicon valence band energy (Ev) or higher work function, presenting strong electron bonding energy to the nuclei. For example, the p work function metal has a work function of about 5.2 eV or higher. - The
metal layer 222 is further properly chosen such that thecapping layer 220 and themetal layer 222 together form a material layer with a work function close to 4.2 eV or less. In the present embodiment, themetal layer 222 includes titanium nitride (TiN) formed by a suitable technique, such as PVD. In other embodiments, themetal layer 222 includes tantalum nitride (TaN), tungsten nitride (WN), or combinations thereof. - The polysilicon (or amorphous silicon)
layer 224 may be formed by CVD with precursor silane (SiH4) or other silicon based precursor. The deposition of the amorphous silicon may be performed at a raised temperature. In one example, the deposition temperature is greater than about 400° C. The polysilicon (or amorphous)layer 224 may be in situ doped using the precursor including dopant-containing gas according to one embodiment. - Still referring to
FIGS. 1 and 4 , themethod 100 proceeds to step 110 by patterning the gate material layers to form various patterned stacks 228 including transistor gate stacks, one or more resistor, and one or more dummy gate. The gate material layers includegate dielectric layer 218, (the capping layer 220) thep metal layer 222, thepolysilicon layer 224. In the present embodiment, onegate stack 228 a for nFET is formed in thedevice region 208 and includes thecapping layer 220 and themetal layer 222. Onegate stack 228 b for pFET is formed in thedevice region 210 and includes themetal layer 222. Aresistor 228 c with a material stack same to thepFET gate stack 228 b is formed in thedevice region 212. Two exemplary dummy gate stacks 228 d and 228 e with material stacks same to thenFET gate stack 228 a are formed in thesecond region 206. - The patterning process to form gate stacks and resistor include a lithography patterning process. For example, the patterning process includes forming a patterned photoresist, etching, and photoresist stripping. In another embodiment, the patterning process may further use a hard mask as an etch mask. In this case, a hard mask layer is formed on the gate material layers; a patterned photoresist layer is formed on the hard mask; a first etch process is applied to the hard mask to transfer the pattern from the patterned photoresist to the hard mask; and a second etch process is applied to the gate material layers using the patterned hard mask as an etch mask. In the present embodiment, the hard mask layer includes a silicon oxide (SiO2) layer and a silicon nitride (SiN) layer on the silicon oxide. SiN or SiO2 can be formed by CVD or other suitable technique.
- In one embodiment, the
resistive stack 228 c is formed as a passive device. This passive device may be used as a resistor or alternatively used as a polysilicon fuse. In another embodiment, theresistor 228 c is disposed on one STI feature. In another embodiment, theresistor 228 c is substantially disposed in the active region of thesubstrate 202. Alternatively, the resistor can be partially on the active region and partially on the STI feature. In another embodiment, an ion implantation may be applied to theresistor 228 c to introduce doping species and adjust its resistance. - Still referring to
FIGS. 1 and 4 , themethod 100 proceeds to step 112 by forming source and drain features on thesemiconductor substrate 202. In one embodiment, the source and drain features include light doped drain (LDD) regions and heavily doped source and drain (S/D), collectively referred to as source and drain features, formed by one or more implantation processes. When thefirst region 204 includes both a nFET in thedevice region 208 and a pFET in thedevice region 210, the source and drain regions are formed, respectively, for the nFET and pFET, using proper doping species. In one embodiment, taking n-type FETs as an example, the LDD features are formed by an ion implantation with a light doping dose. Thereafter,spacers 230 are formed by dielectric deposition and anisotropic etch, such as plasma etch. Then the heavily doped S/D features are formed by an ion implantation with a heavy doping dose. The various source and drain features of the p-type FETs can be formed in a similar procedure but with opposite doping type. - The
sidewall spacer 230 on the sidewalls of theresistor 228 c may be formed simultaneously during the process to form the spacers of nFETs and the pFETs. During various doping processes to form various source and drain features, theresistor region 212 is protected by a mask layer, such as a patterned photoresist layer. In one embodiment of the procedure to form various source and drain features for both nFETs and pFETs, the LDD features of nFETs are formed by an ion implantation while the regions of pFETs and the resistors are covered by a patterned photoresist layer; the LDD features of pFETs are formed by an ion implantation while the regions of nFETs and the resistors are covered by another patterned photoresist layer; then spacers are formed to nFET gate stacks, pFET gate stacks and resistors by deposition and etch; the S/D features of nFETs are formed by ion implantation while the regions of pFETs and the resistors are covered by another patterned photoresist layer; and the S/D features of pFETs are formed by ion implantation while the regions of nFETs and the resistors are covered by another patterned photoresist layer. - In one embodiment, a high temperature annealing process is followed to activate the various doping species in the source and drain regions and the resistors. In another embodiment, the thermal annealing process is applied to the
semiconductor substrate 202 to further react thecapping layer 220 with themetal layer 222, forming a work function metal for nFET in thedevice region 208. - Still referring to
FIGS. 1 and 4 , themethod 100 proceeds to step 114 by forming an inter-level dielectric (ILD) layer 232 (also referred to as ILD0). TheILD layer 232 is first formed on thesemiconductor substrate 202. TheILD layer 232 includes silicon oxide, low k dielectric material, other suitable dielectric materials, or combinations thereof. TheILD layer 232 is formed by a suitable technique, such as CVD. For example, a high density plasma CVD may be implemented to form theILD layer 232. In one embodiment, theILD layer 232 is deposited on thesubstrate 202, and fills in the gaps between the resistor and the gate stacks 228 a and 228 b. In furtherance of the embodiment, theILD layer 232 is formed on the substrate to a level above the top surface of the resistors and the gate stacks. - A chemical mechanical polishing (CMP) process is applied to the
ILD layer 232 to reduce the thickness of theILD layer 232 such that the resistors and the gate stacks are exposed from the top side. The processing conditions and parameters of the CMP process, including slurry chemical and polishing pressure, can be tuned to partially remove and planarize theILD layer 232. - Referring to
FIGS. 1 and 5 , themethod 100 proceeds to step 116 by replacing thepolysilicon gate stack 228 b in thedevice region 210 with a metal gate. A patternedphotoresist layer 234 is formed on thesubstrate 202. The patternedphotoresist layer 234 includes one or more openings to expose thegate stack 228 b in thedevice region 210. - First, an etch process is applied to remove the polysilicon or amorphous silicon of the
dummy gates 228 b within thedevice region 210. If the hard mask is used to form gate stacks 228, the etch process removes the hard mark as well. In one embodiment, the etch process includes two steps wherein the first step is designed to remove the hard mask and the second step is designed to remove thepolysilicon 224 in thedevice region 210. After the polysilicon in thedevice region 210 is removed, atrench 236 is formed in thedevice region 210 and is referred to as a gate trench. The etching process used to remove the polysilicon (or amorphous silicon) of thegate stack 228 b in thedevice region 210 may implement suitable dry etching, wet etching or combinations thereof. In one example, an etching solution including HNO3, H2O and HF, or NH4OH solution may be used to remove polysilicon (or amorphous silicon). In another example, chlorine (Cl)-based plasma may be used to selectively remove the polysilicon. - Then, one or more
metal material layer 240 are formed in thegate trench 236, as illustrated inFIG. 6 . Themetal material layer 240 is substantially fills in the gate trench. Themetal material layer 240 includes aluminum, copper or tungsten according to various embodiments. The method to form themetal material 240 may include PVD, CVD, ALD, PECVD, PEALD or spin-on metal. Alternatively, themetal material layer 240 may further include other metal or metal alloy films, such as an additional capping layer or a buffer layer. - Still referring to
FIGS. 1 and 6 , themethod 100 proceeds to step 118 by performing aCMP process 242 to remove theexcessive metal material 240 disposed on theILD layer 232. TheCMP process 242 is tuned to effectively polish themetal material 240. Thegate stack 228 a for the nFET in thedevice region 208 is formed by a gate-first approach. Theresistor 228 c in thedevice region 212 is formed with thegate stack 228 a. Both thegate stack 228 a and theresistor 228 c have polysilicon surfaces that may be damaged by theCMP process 242, causing the height variation and performance degradation. Since the dummy gate stacks (e.g., 228 d and 228 e) are formed with thegate stack 228 a by the gate first process, which provides polysilicon surfaces and a uniformed polysilicon pattern density. During the CMP process, the overall metal gate density is not too high, and the dishing effect during the CMP process is substantially suppressed. - Furthermore, by implementing the disclosed hybrid process where the nFET gate stack is formed by the gate first process and the pFET gate stack is formed by the gate last process, the
nFET gate stack 228 a has a better tuned work function for nFET in thedevice region 208 and thegate stack 228 b has a better tuned work function for pFET in thedevice region 210. Particularly, when thegate stack 228 b for pFET in thedevice region 210 is formed by the gate last process with replaced metal gate, themetal layer 222 in thegate stack 228 b is not unexpectedly tuned by the thermal annealing process during the formation of the source and drain features. - Referring to
FIGS. 1 and 7 , themethod 100 proceeds to step 120 by forming asilicide feature 244 on the polysilicon surface of thegate stack 228 a for nFET in thedevice region 208 with reduced contact resistance. Thesilicide feature 244 may include nickel silicide, cobalt silicide, tungsten silicide, tantalum silicide, titanium silicide, platinum silicide, erbium silicide, palladium silicide, or combinations thereof. The silicide may be formed by a procedure including depositing a metal ((such as nickel) on the substrate, reacting the metal with polysilicon to form silicide at an elevated temperature (such as through a thermal annealing), and then etching to remove the un-reacted metal. Another annealing process may be followed with a higher temperature and a shorter annealing duration such that the formed silicide is transferred from a high resistive phase to a low resistive phase. In the present embodiment, a patterned mask (photoresist or hard mask) may be formed on the substrate to cover theresistor 228 c in thedevice region 212 such that the surface resistance of the resistor is not unexpectedly changed. - Although not shown, other alternatives and features may present and other processing steps may present to form various features. In one embodiment, the one or more resistors (such as 228 c) in the
device region 212 can be properly configured and alternatively used as a polysilicon fuse (or amorphous silicon fuse) for other applications. In another embodiment, the resistors are configured as an array, each being disposed on the shallow trench isolation (STI). Thesemiconductor structure 200 is a portion of an integrated circuit having both plurality of resistors and various field effect transistors where each nFET has a gate stack of high k dielectric and polysilicon gate electrode and each nFET has a gate stack of high k dielectric and metal gate electrode. In another embodiment, thepolysilicon layer 224 can be in-situ boron doped during the polysilicon deposition. In furtherance of the embodiment, the in-situ doping is tuned to achieve an expected resistivity of thepolysilicon layer 224 so one or more ion implantations may be eliminated. - In another embodiment, the pFET has a strained structure for enhanced carrier mobility and improved device performance. In furtherance of the embodiment, silicon germanium (SiGe) is formed in the source and drain regions of the pFET to achieve a proper stress effect. In one example of forming such a strained pFET, the silicon substrate within the source and drain regions of the pFET are recessed by one or more etching step. Then SiGe is epi grown in the recessed regions and heavy doped source and drain are formed in the epi grown SiGe features. In another example, a dummy spacer is formed after the formation of the LDD features. The dummy spacer is removed after the formation of the SiGe features. Then a main spacer is formed on the sidewalls of the associated gate stack, with a different thickness such that the heavy doped source and drain have an offset from the SiGe features. For instance, the main spacer is thicker than the dummy spacer such that the heavy doped source and drain are formed in the SiGe features.
- In another embodiment, the nFET has a strained structure for enhanced carrier mobility and improved device performance. In furtherance of the embodiment, silicon carbide (SiC) is formed in the source and drain regions of the nFET to achieve a proper stress effect. The strained nFET can be formed similarly as the strained pFET is formed. In another embodiment, the gate electrodes for pFET (or nFET) have a multiple conductive layers with an optimized work function and reduced threshold voltage.
- In another embodiment, the dummy gates in the
second region 206 may have different dimensions. For example, the dummy gates may have a width less or greater than the width of the nFET gate or the pFET gate so that the pattern density may be more flexibly tuned to reduced CMP dishing issue. - Other processing steps may be implemented before, during and/or after the formation of the resistors, the nFETs, and the pFETs. For example, the multilayer interconnection are further formed. The multilayer interconnection includes vertical interconnects, such as conventional vias or contacts, and horizontal interconnects, such as metal lines. The various interconnection features may implement various conductive materials including copper, tungsten and silicide. In one example, a damascene process is used to form copper related multilayer interconnection structure. In another embodiment, tungsten is used to form tungsten plug in the contact holes.
- In another embodiment, the high k dielectric layer can be formed by other suitable process such as metal organic chemical vapor deposition (MOCVD), or molecular beam epitaxy (MBE). In one example, the high k dielectric material includes HfO2. In another example, the high k dielectric material includes Al2O3. Alternatively, the high k dielectric material layer includes metal nitrides, metal silicates or other metal oxides. In another example, the interfacial layer (such as silicon oxide) may be formed on the silicon substrate by a thermal oxidation, ALD, UV-Ozone Oxidation or other suitable method.
- The various patterning process may include forming a patterned photoresist layer by a lithography process. An exemplary lithography process may include processing steps of photoresist spin-on coating, soft baking, mask aligning, exposing, post-exposure baking, developing photoresist and hard baking. The lithography exposing process may also be implemented or replaced by other proper methods such as maskless lithography, electron-beam writing, ion-beam writing, thermal lithography, and molecular imprint.
- Different advantages may be present in various embodiments. In one embodiment, the polysilicon pattern density is a factor to control the high k metal gate (HKMG) gate-last process. A certain level of polysilicon density is required and defined by design rule. Besides the dummy patterns in customer design, additional dummy polysilicon gates are mandatorily inserted in the polysilicon isolated regions. As the dummy gates (e.g., 228 d and 228 e) are formed in the
second region 206 using the gate first process that forms the nFET (e.g., 228 a) so that the loading effect of some related processes can be improved. - In another embodiment, the disclosed method is fully compatible with the HKMG gate-last process, the loading effect of the capping layer is improved and the loading effect of metal gate in the
device region 210 is improved as well during the CMP process. - The present disclosure is not limited to applications in which the semiconductor structure includes a FET and a polysilicon resistor (or polysilicon fuse), and may be extended to other integrated circuit having a metal gate stack. For example, the semiconductor structures may include a dynamic random access memory (DRAM) cell, an imaging sensor, a capacitor and/or other microelectronic devices (collectively referred to herein as microelectronic devices). In another embodiment, the semiconductor structure includes FinFET transistors. Of course, aspects of the present disclosure are also applicable and/or readily adaptable to other type of transistor, including single-gate transistors, double-gate transistors and other multiple-gate transistors, and may be employed in many different applications, including sensor cells, memory cells, logic cells, and others.
- Thus, the present disclosure provides one embodiment of an integrated circuit. The integrated circuit includes a semiconductor substrate; a n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, and a polysilicon layer on the p work function metal; and a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal.
- In one embodiment of the integrated circuit, the nFET further comprising a silicide feature formed on the polysilicon feature. In another embodiment, the capping layer includes lanthanum oxide (LaO). In another embodiment, the p work function metal includes titanium nitride (TiN). In another embodiment, the metal material includes aluminum.
- In yet another embodiment, each of the nFET and pFET further includes an interfacial layer of silicon oxide disposed between the semiconductor substrate and the high k dielectric layer.
- In yet another embodiment, the integrated circuit further includes a resistor formed on the semiconductor substrate and having the high k dielectric layer, the p work function metal on the high k dielectric layer, and the polysilicon feature on the p work function metal.
- In yet another embodiment, the integrated circuit further includes at least one dummy gate formed on the semiconductor substrate and having the high k dielectric layer, the capping layer on the high k dielectric layer, the p work function metal on the capping layer, and the polysilicon feature on the p work function metal.
- The present disclosure also provides one embodiment of a semiconductor structure. The semiconductor structure includes a semiconductor substrate; a n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, a polysilicon layer on the p work function metal, and a silicide feature on the polysilicon layer; a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal; and a dummy gate formed on the semiconductor substrate and having the high k dielectric layer, the capping layer on the high k dielectric layer, the p work function metal on the capping layer, and the polysilicon feature on the p work function metal.
- In one embodiment, the semiconductor structure further includes a resistor formed on the semiconductor substrate and having the high k dielectric layer, the p work function metal on the high k dielectric layer, and the polysilicon layer on the p work function metal.
- In another embodiment, the capping layer includes lanthanum oxide (LaO). In yet another embodiment, the p work function metal includes a material selected from the group consisting of titanium nitride (TiN), tantalum nitride, tungsten nitride (WN) and combination of.
- In yet another embodiment, the metal material includes a metal selected from the group consisting of aluminum, copper, tungsten and combination thereof.
- In yet another embodiment, each of the nFET and pFET further includes an interfacial layer of silicon oxide disposed between the semiconductor substrate and the high k dielectric layer.
- In yet another embodiment, the first gate stack, the second gate stack and the dummy gate stack each include gate spacer disposed on respective gate stack sidewalls. In yet another embodiment, the semiconductor structure further includes an interlayer dielectric (ILD) material formed in gaps of the first gate, the second gate and dummy gate.
- The present disclosure also provide an embodiment of a method. The method includes providing a semiconductor substrate having a first region for a n-type field effect transistor (nFET), a second region for a p-type field effect transistor (pFET) and a third region for a dummy gate; forming a high k dielectric layer on a semiconductor substrate in the first, second and third regions; forming a lanthanum oxide capping layer on the high k dielectric layer within the first and second regions; forming a titanium nitride layer on the lanthanum oxide layer in the first and second regions and on the high dielectric layer in the second region; forming a polysilicon layer on the titanium layer in the first, second and second regions; patterning the polysilicon layer, titanium nitride layer, the lanthanum oxide layer and the high k dielectric layer to form a first gate stack in the first region, a second gate stack in the second region and a dummy gate stack in the third region; and replacing the polysilicon layer in the second region by a metal material.
- In one embodiment of the method, the replacing the polysilicon layer in the second region by a metal material includes etching the polysilicon layer in the second region, resulting a gate trench; depositing the metal material in the gate trench; and performing a chemical mechanical polishing (CMP) process to the metal material.
- In another embodiment, the method further includes forming a silicide on the first gate stack in the first region. In yet another embodiment, the method further includes forming source and drain features in the semiconductor substrate by ion implantation after the patterning the polysilicon layer, titanium nitride layer, the lanthanum oxide layer and the high k dielectric layer; and performing a thermal annealing to the semiconductor substrate to resistor.
- The foregoing has outlined features of several embodiments. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (20)
1. An integrated circuit, comprising:
a semiconductor substrate;
an n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, and a polysilicon layer on the p work function metal; and
a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal.
2. The integrated circuit of claim 1 , wherein the nFET further comprising a silicide feature formed on the polysilicon feature.
3. The integrated circuit of claim 1 , wherein the capping layer includes lanthanum oxide (LaO).
4. The integrated circuit of claim 1 , wherein the p work function metal includes titanium nitride (TiN).
5. The integrated circuit of claim 1 , wherein the metal material includes aluminum.
6. The integrated circuit of claim 1 , wherein each of the nFET and pFET further includes an interfacial layer of silicon oxide disposed between the semiconductor substrate and the high k dielectric layer.
7. The integrated circuit of claim 1 further comprising a resistor formed on the semiconductor substrate and having the high k dielectric layer, the p work function metal on the high k dielectric layer, and the polysilicon feature on the p work function metal.
8. The integrated circuit of claim 1 , further comprising at least one dummy gate formed on the semiconductor substrate and having the high k dielectric layer, the capping layer on the high k dielectric layer, the p work function metal on the capping layer, and the polysilicon feature on the p work function metal.
9. A semiconductor structure, comprising:
a semiconductor substrate;
an n-type filed effect transistor (nFET) formed on the semiconductor substrate and having a first gate stack including a high k dielectric layer, a capping layer on the high k dielectric layer, a p work function metal on the capping layer, a polysilicon layer on the p work function metal, and a silicide feature on the polysilicon layer;
a p-type filed effect transistor (pFET) formed on the semiconductor substrate and having a second gate stack including the high k dielectric layer, the p work function metal on the high k dielectric layer, and a metal material on the p work function metal; and
a dummy gate formed on the semiconductor substrate and having the high k dielectric layer, the capping layer on the high k dielectric layer, the p work function metal on the capping layer, and the polysilicon feature on the p work function metal.
10. The semiconductor structure of claim 9 , further comprising a resistor formed on the semiconductor substrate and having the high k dielectric layer, the p work function metal on the high k dielectric layer, and the polysilicon layer on the p work function metal.
11. The semiconductor structure of claim 9 , wherein the capping layer includes lanthanum oxide (LaO).
12. The semiconductor structure of claim 9 , wherein the p work function metal includes a material selected from the group consisting of titanium nitride (TiN), tantalum nitride, tungsten nitride (WN) and combination of.
13. The semiconductor structure of claim 9 , wherein the metal material includes a metal selected from the group consisting of aluminum, copper, tungsten and combination thereof.
14. The semiconductor structure of claim 9 , each of the nFET and pFET further includes an interfacial layer of silicon oxide disposed between the semiconductor substrate and the high k dielectric layer.
15. The integrated circuit of claim 9 , wherein the first gate stack, the second gate stack and the dummy gate stack each include gate spacer disposed on respective gate stack sidewalls.
16. The semiconductor structure of claim 9 , further comprising an interlayer dielectric (ILD) material formed in gaps of the first gate, the second gate and dummy gate.
17. A method, comprising
providing a semiconductor substrate having a first region for an n-type field effect transistor (nFET), a second region for a p-type field effect transistor (pFET) and a third region for a dummy gate;
forming a high k dielectric layer on a semiconductor substrate in the first, second and third regions;
forming a lanthanum oxide capping layer on the high k dielectric layer within the first and second regions;
forming a titanium nitride layer on the lanthanum oxide layer in the first and second regions and on the high dielectric layer in the second region;
forming a polysilicon layer on the titanium layer in the first, second and second regions;
patterning the polysilicon layer, titanium nitride layer, the lanthanum oxide layer and the high k dielectric layer to form a first gate stack in the first region, a second gate stack in the second region and a dummy gate stack in the third region; and
replacing the polysilicon layer in the second region by a metal material.
18. The method of claim 16 , wherein the replacing the polysilicon layer in the second region by a metal material includes
etching the polysilicon layer in the second region, resulting in a gate trench;
depositing the metal material in the gate trench; and
performing a chemical mechanical polishing (CMP) process to the metal material.
19. The method of claim 17 , further comprising forming a silicide on the first gate stack in the first region.
20. The method of claim 17 , further comprising
forming source and drain features in the semiconductor substrate by ion implantation after the patterning the polysilicon layer, titanium nitride layer, the lanthanum oxide layer and the high k dielectric layer; and
performing a thermal annealing to the semiconductor substrate to resistor.
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/448,846 US20130270647A1 (en) | 2012-04-17 | 2012-04-17 | Structure and method for nfet with high k metal gate |
KR1020120066814A KR20130117620A (en) | 2012-04-17 | 2012-06-21 | Structure and method for nfet with high k metal gate |
CN201210238742.9A CN103378136B (en) | 2012-04-17 | 2012-07-10 | For having the structures and methods of the NFET of high-k/metal gate |
TW102113567A TWI538211B (en) | 2012-04-17 | 2013-04-17 | Semiconductor structure and method for fabricating the same |
US14/487,252 US9947528B2 (en) | 2012-04-17 | 2014-09-16 | Structure and method for nFET with high k metal gate |
KR1020150130957A KR20150112908A (en) | 2012-04-17 | 2015-09-16 | Structure and method for nfet with high k metal gate |
KR1020160115452A KR101785864B1 (en) | 2012-04-17 | 2016-09-08 | Structure and method for nfet with high k metal gate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/448,846 US20130270647A1 (en) | 2012-04-17 | 2012-04-17 | Structure and method for nfet with high k metal gate |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/487,252 Division US9947528B2 (en) | 2012-04-17 | 2014-09-16 | Structure and method for nFET with high k metal gate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20130270647A1 true US20130270647A1 (en) | 2013-10-17 |
Family
ID=49324324
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/448,846 Abandoned US20130270647A1 (en) | 2012-04-17 | 2012-04-17 | Structure and method for nfet with high k metal gate |
US14/487,252 Active US9947528B2 (en) | 2012-04-17 | 2014-09-16 | Structure and method for nFET with high k metal gate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/487,252 Active US9947528B2 (en) | 2012-04-17 | 2014-09-16 | Structure and method for nFET with high k metal gate |
Country Status (4)
Country | Link |
---|---|
US (2) | US20130270647A1 (en) |
KR (3) | KR20130117620A (en) |
CN (1) | CN103378136B (en) |
TW (1) | TWI538211B (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140375168A1 (en) * | 2012-01-27 | 2014-12-25 | Koninklijke Philips N.V. | Capacitive micro-machined transducer and method of manufacturing the same |
US20150200205A1 (en) * | 2013-04-18 | 2015-07-16 | International Business Machines Corporation | Simplified multi-threshold voltage scheme for fully depleted soi mosfets |
US20150214112A1 (en) * | 2014-01-30 | 2015-07-30 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor device and method for forming the same |
US9337057B2 (en) | 2014-07-21 | 2016-05-10 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US9343374B1 (en) * | 2014-10-29 | 2016-05-17 | Globalfoundries Inc. | Efficient main spacer pull back process for advanced VLSI CMOS technologies |
US20160268284A1 (en) * | 2013-06-21 | 2016-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded Memory and Methods of Forming the Same |
US9947528B2 (en) | 2012-04-17 | 2018-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for nFET with high k metal gate |
US9978738B2 (en) | 2015-03-25 | 2018-05-22 | Qualcomm Incorporated | System, apparatus, and method for N/P tuning in a fin-FET |
CN109087893A (en) * | 2017-06-13 | 2018-12-25 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and preparation method thereof, electronic device |
US10170368B2 (en) * | 2017-04-03 | 2019-01-01 | International Business Machines Corporation | Fabricating fin-based split-gate high-drain-voltage transistor by work function tuning |
US20190148361A1 (en) * | 2017-11-13 | 2019-05-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Novel thin film resistor |
CN111542923A (en) * | 2017-12-04 | 2020-08-14 | 东京毅力科创株式会社 | Semiconductor device having stacked gate and method of manufacturing the same |
CN113571514A (en) * | 2020-04-28 | 2021-10-29 | 台湾积体电路制造股份有限公司 | Integrated circuit structure and forming method thereof |
US20230209795A1 (en) * | 2021-12-23 | 2023-06-29 | Globalfoundries U.S. Inc. | Sram bit cells |
US12034003B2 (en) | 2017-11-13 | 2024-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Thin film resistor |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104681423B (en) * | 2013-11-29 | 2017-11-10 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and preparation method thereof |
US9590065B2 (en) | 2013-12-04 | 2017-03-07 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor device with metal gate structure comprising work-function metal layer and work-fuction adjustment layer |
CN104716030B (en) * | 2013-12-12 | 2018-03-20 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor devices and preparation method thereof |
CN104716029B (en) * | 2013-12-12 | 2017-12-05 | 中芯国际集成电路制造(上海)有限公司 | The preparation method of semiconductor devices |
KR102211254B1 (en) * | 2015-02-03 | 2021-02-04 | 삼성전자주식회사 | Semiconductor device and fabricating method thereof |
US10431583B2 (en) | 2016-02-11 | 2019-10-01 | Samsung Electronics Co., Ltd. | Semiconductor device including transistors with adjusted threshold voltages |
US10163899B2 (en) * | 2016-11-30 | 2018-12-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Temperature compensation circuits |
CN108461482B (en) * | 2017-02-17 | 2020-06-09 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and manufacturing method thereof |
KR102240021B1 (en) | 2017-03-03 | 2021-04-14 | 삼성전자주식회사 | Semiconductor device including a resistor |
CN108630541A (en) * | 2017-03-17 | 2018-10-09 | 中芯国际集成电路制造(上海)有限公司 | Semiconductor device and its manufacturing method |
US10663355B2 (en) * | 2017-06-30 | 2020-05-26 | Texas Instruments Incorporated | Thermistor with tunable resistance |
US10790272B2 (en) * | 2017-08-02 | 2020-09-29 | Qualcomm Incorporated | Manufacturability (DFM) cells in extreme ultra violet (EUV) technology |
KR102481476B1 (en) | 2017-11-17 | 2022-12-26 | 삼성전자 주식회사 | Semiconductor device |
US11189616B2 (en) | 2019-09-17 | 2021-11-30 | International Business Machines Corporation | Multi-threshold voltage non-planar complementary metal-oxtde-semiconductor devices |
US11605566B2 (en) * | 2021-01-19 | 2023-03-14 | Taiwan Semiconductor Manufacturing Company Ltd. | Method and structure for metal gates |
US20230378244A1 (en) * | 2022-05-20 | 2023-11-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having a resistor |
KR20240100567A (en) | 2022-12-22 | 2024-07-02 | 건국대학교 산학협력단 | Novel strain of Lactobacillus brevis and uses thereof |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6228714B1 (en) * | 1998-08-31 | 2001-05-08 | Samsung Electronics Co., Ltd. | Method for manufacturing nonvolatile memory device |
US20090101943A1 (en) * | 2007-10-17 | 2009-04-23 | Toshiba America Electronic Components, Inc. | Reversely Tapered Contact Structure Compatible With Dual Stress Liner Process |
US20100013026A1 (en) * | 2008-07-15 | 2010-01-21 | International Business Machines Corporation | Integrated circuits comprising resistors having different sheet resistances and methods of fabricating the same |
US20110057267A1 (en) * | 2009-09-04 | 2011-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Polysilicon design for replacement gate technology |
US20110316044A1 (en) * | 2010-06-25 | 2011-12-29 | International Business Machines Corporation | Delta monolayer dopants epitaxy for embedded source/drain silicide |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6383879B1 (en) * | 1999-12-03 | 2002-05-07 | Agere Systems Guardian Corp. | Semiconductor device having a metal gate with a work function compatible with a semiconductor device |
JP3445965B2 (en) * | 2000-08-24 | 2003-09-16 | 松下電器産業株式会社 | Semiconductor device and manufacturing method thereof |
US6730553B2 (en) | 2001-08-30 | 2004-05-04 | Micron Technology, Inc. | Methods for making semiconductor structures having high-speed areas and high-density areas |
JP2003179169A (en) | 2001-12-13 | 2003-06-27 | Toshiba Corp | Semiconductor device and manufacturing method therefor |
US7071052B2 (en) * | 2003-08-18 | 2006-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Resistor with reduced leakage |
US7772676B2 (en) * | 2006-06-23 | 2010-08-10 | Infineon Technologies Ag | Strained semiconductor device and method of making same |
US7812414B2 (en) * | 2007-01-23 | 2010-10-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Hybrid process for forming metal gates |
US7791166B2 (en) * | 2007-05-04 | 2010-09-07 | International Business Machines Corporation | Formation of dummy features and inductors in semiconductor fabrication |
JP2009032962A (en) * | 2007-07-27 | 2009-02-12 | Panasonic Corp | Semiconductor device and its production process |
US7718496B2 (en) * | 2007-10-30 | 2010-05-18 | International Business Machines Corporation | Techniques for enabling multiple Vt devices using high-K metal gate stacks |
US8097500B2 (en) * | 2008-01-14 | 2012-01-17 | International Business Machines Corporation | Method and apparatus for fabricating a high-performance band-edge complementary metal-oxide-semiconductor device |
US8017474B2 (en) * | 2008-06-05 | 2011-09-13 | Freescale Semiconductor, Inc. | Process of forming an electronic device including a resistor-capacitor filter |
US8125051B2 (en) * | 2008-07-03 | 2012-02-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device layout for gate last process |
US9111779B2 (en) * | 2008-08-07 | 2015-08-18 | Texas Instruments Incorporated | IC resistor formed with integral heatsinking structure |
US8193586B2 (en) | 2008-08-25 | 2012-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sealing structure for high-K metal gate |
US8324090B2 (en) * | 2008-08-28 | 2012-12-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method to improve dielectric quality in high-k metal gate technology |
US8030718B2 (en) | 2008-09-12 | 2011-10-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Local charge and work function engineering on MOSFET |
US8003467B2 (en) | 2008-11-03 | 2011-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for making a semiconductor device having metal gate stacks |
US20100148262A1 (en) * | 2008-12-17 | 2010-06-17 | Knut Stahrenberg | Resistors and Methods of Manufacture Thereof |
US8367563B2 (en) | 2009-10-07 | 2013-02-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for a gate replacement process |
KR101634748B1 (en) * | 2009-12-08 | 2016-07-11 | 삼성전자주식회사 | method for manufacturing MOS transistor and forming method of integrated circuit using the sime |
US8354313B2 (en) * | 2010-04-30 | 2013-01-15 | International Business Machines Corporation | Method to optimize work function in complementary metal oxide semiconductor (CMOS) structures |
KR101674398B1 (en) | 2010-08-03 | 2016-11-10 | 삼성전자주식회사 | Semiconductor devices and methods of manufacturing the same |
US8421160B2 (en) * | 2011-02-25 | 2013-04-16 | International Business Machines Corporation | Structure and method to enabling a borderless contact to source regions and drain regions of a complementary metal oxide semiconductor (CMOS) transistor |
US8685827B2 (en) * | 2011-07-13 | 2014-04-01 | Samsung Electronics Co., Ltd | Method of forming polysilicon resistor during replacement metal gate process and semiconductor device having same |
JP5837387B2 (en) * | 2011-10-11 | 2015-12-24 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device and method for manufacturing semiconductor integrated circuit device |
US20130270647A1 (en) | 2012-04-17 | 2013-10-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for nfet with high k metal gate |
-
2012
- 2012-04-17 US US13/448,846 patent/US20130270647A1/en not_active Abandoned
- 2012-06-21 KR KR1020120066814A patent/KR20130117620A/en active Application Filing
- 2012-07-10 CN CN201210238742.9A patent/CN103378136B/en active Active
-
2013
- 2013-04-17 TW TW102113567A patent/TWI538211B/en active
-
2014
- 2014-09-16 US US14/487,252 patent/US9947528B2/en active Active
-
2015
- 2015-09-16 KR KR1020150130957A patent/KR20150112908A/en active Application Filing
-
2016
- 2016-09-08 KR KR1020160115452A patent/KR101785864B1/en active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6228714B1 (en) * | 1998-08-31 | 2001-05-08 | Samsung Electronics Co., Ltd. | Method for manufacturing nonvolatile memory device |
US20090101943A1 (en) * | 2007-10-17 | 2009-04-23 | Toshiba America Electronic Components, Inc. | Reversely Tapered Contact Structure Compatible With Dual Stress Liner Process |
US20100013026A1 (en) * | 2008-07-15 | 2010-01-21 | International Business Machines Corporation | Integrated circuits comprising resistors having different sheet resistances and methods of fabricating the same |
US20110057267A1 (en) * | 2009-09-04 | 2011-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Polysilicon design for replacement gate technology |
US20110316044A1 (en) * | 2010-06-25 | 2011-12-29 | International Business Machines Corporation | Delta monolayer dopants epitaxy for embedded source/drain silicide |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9231496B2 (en) * | 2012-01-27 | 2016-01-05 | Koninklijke Philips N.V. | Capacitive micro-machined transducer and method of manufacturing the same |
US20140375168A1 (en) * | 2012-01-27 | 2014-12-25 | Koninklijke Philips N.V. | Capacitive micro-machined transducer and method of manufacturing the same |
US9947528B2 (en) | 2012-04-17 | 2018-04-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and method for nFET with high k metal gate |
US9633911B2 (en) * | 2013-04-18 | 2017-04-25 | International Business Machines Corporation | Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs |
US20160020154A1 (en) * | 2013-04-18 | 2016-01-21 | International Business Machines Corporation | Simplified multi-threshold voltage scheme for fully depleted soi mosfets |
US10262905B2 (en) * | 2013-04-18 | 2019-04-16 | International Business Machines Corporation | Simplified multi-threshold voltage scheme for fully depleted SOI MOSFETs |
US20150200205A1 (en) * | 2013-04-18 | 2015-07-16 | International Business Machines Corporation | Simplified multi-threshold voltage scheme for fully depleted soi mosfets |
US20160268284A1 (en) * | 2013-06-21 | 2016-09-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded Memory and Methods of Forming the Same |
US9929168B2 (en) * | 2013-06-21 | 2018-03-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded memory and methods of forming the same |
US9337107B2 (en) * | 2014-01-30 | 2016-05-10 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor device and method for forming the same |
US20150214112A1 (en) * | 2014-01-30 | 2015-07-30 | Semiconductor Manufacturing International (Shanghai) Corporation | Semiconductor device and method for forming the same |
US9337057B2 (en) | 2014-07-21 | 2016-05-10 | Samsung Electronics Co., Ltd. | Semiconductor device and method for fabricating the same |
US9343374B1 (en) * | 2014-10-29 | 2016-05-17 | Globalfoundries Inc. | Efficient main spacer pull back process for advanced VLSI CMOS technologies |
US9978738B2 (en) | 2015-03-25 | 2018-05-22 | Qualcomm Incorporated | System, apparatus, and method for N/P tuning in a fin-FET |
US10170368B2 (en) * | 2017-04-03 | 2019-01-01 | International Business Machines Corporation | Fabricating fin-based split-gate high-drain-voltage transistor by work function tuning |
US10256150B2 (en) | 2017-04-03 | 2019-04-09 | International Business Machines Corporation | Fabricating Fin-based split-gate high-drain-voltage transistor by work function tuning |
CN109087893A (en) * | 2017-06-13 | 2018-12-25 | 中芯国际集成电路制造(上海)有限公司 | A kind of semiconductor devices and preparation method thereof, electronic device |
US20190148361A1 (en) * | 2017-11-13 | 2019-05-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Novel thin film resistor |
US10727223B2 (en) * | 2017-11-13 | 2020-07-28 | Taiwan Semiconductor Manufacturing Co., Ltd. | Thin film resistor |
US11670632B2 (en) | 2017-11-13 | 2023-06-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Thin film resistor |
US12034003B2 (en) | 2017-11-13 | 2024-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Thin film resistor |
CN111542923A (en) * | 2017-12-04 | 2020-08-14 | 东京毅力科创株式会社 | Semiconductor device having stacked gate and method of manufacturing the same |
CN113571514A (en) * | 2020-04-28 | 2021-10-29 | 台湾积体电路制造股份有限公司 | Integrated circuit structure and forming method thereof |
US20230209795A1 (en) * | 2021-12-23 | 2023-06-29 | Globalfoundries U.S. Inc. | Sram bit cells |
Also Published As
Publication number | Publication date |
---|---|
CN103378136B (en) | 2016-10-26 |
US9947528B2 (en) | 2018-04-17 |
KR20130117620A (en) | 2013-10-28 |
CN103378136A (en) | 2013-10-30 |
US20150004779A1 (en) | 2015-01-01 |
KR101785864B1 (en) | 2017-10-16 |
KR20160111017A (en) | 2016-09-23 |
TW201349510A (en) | 2013-12-01 |
KR20150112908A (en) | 2015-10-07 |
TWI538211B (en) | 2016-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9947528B2 (en) | Structure and method for nFET with high k metal gate | |
US11018241B2 (en) | Polysilicon design for replacement gate technology | |
US12107086B2 (en) | Field effect transistor contact with reduced contact resistance | |
US8361848B2 (en) | Precise resistor on a semiconductor device | |
US10861937B2 (en) | Integrated circuit structure and method with solid phase diffusion | |
US8058125B1 (en) | Poly resistor on a semiconductor device | |
US9876114B2 (en) | Structure and method for 3D FinFET metal gate | |
US8324668B2 (en) | Dummy structure for isolating devices in integrated circuits | |
US11257761B2 (en) | Logic cell structure and method | |
US8624327B2 (en) | Integrated semiconductor structure for SRAM and fabrication methods thereof | |
US9263275B2 (en) | Interface for metal gate integration | |
US10998414B2 (en) | Metal gate structure with multi-layer composition | |
US9887100B2 (en) | Methods of forming semiconductor devices and structures thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZHU, MING;NG, JIN-AUN;LIU, CHI-WEN;REEL/FRAME:028060/0110 Effective date: 20120330 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |