US20120286854A1 - High Voltage Ring Pump - Google Patents
High Voltage Ring Pump Download PDFInfo
- Publication number
- US20120286854A1 US20120286854A1 US13/105,743 US201113105743A US2012286854A1 US 20120286854 A1 US20120286854 A1 US 20120286854A1 US 201113105743 A US201113105743 A US 201113105743A US 2012286854 A1 US2012286854 A1 US 2012286854A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- stage
- inverter
- capacitor
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/04—Regulating voltage or current wherein the variable is ac
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
- H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
- H02M1/0077—Plural converter units whose outputs are connected in series
Definitions
- the disclosure relates generally to electronic integrated circuits. More specifically, it relates to a high voltage ring pump.
- a charge pump is one such auxiliary circuit that functions as a DC to DC converter.
- the charge pump takes in an input voltage and generates an output voltage that is either higher in magnitude or lower in magnitude than the input voltage, depending on the application required.
- Charge pumps generally utilize an energy storage element to generate the output voltage.
- a circuital arrangement adapted to provide voltage to a load circuit comprising a plurality of charge pumps, wherein each charge pump comprises an inverter stage and a voltage boosting stage, the circuital arrangement thus comprising: a plurality of inverter stages ring connected therebetween; and a plurality of voltage boosting stages serially connected therebetween.
- a charge pump element comprising: an initial inverter, wherein an input voltage to the initial inverter is inverted to obtain a complementary output voltage; at least one pump block, wherein an output voltage of a particular pump block in the at least one pump block is larger in magnitude than an input voltage to the particular pump block in the at least one pump block; and a driving circuit connected with the initial inverter on one end and the at least one pump block on another end, wherein the driving circuit generates a first voltage and a second voltage based on the input voltage to the initial inverter, and wherein each of the first and second voltages are adapted to be applied to the at least one pump block.
- a circuital arrangement adapted to provide an output voltage to a load circuit comprising: a plurality of inverter stages ring connected therebetween; and a plurality of voltage boosting stages serially connected therebetween, wherein: each voltage boosting stage is coupled with one inverter stage in the plurality of inverter stages, an output of a voltage boosting stage in the plurality of voltage boosting stages is higher in magnitude than an output of a previous voltage boosting stage in the plurality of voltage boosting stages, and a last voltage boosting stage in the plurality of voltage boosting stages is adapted to provide the output voltage to the load circuit.
- a method for boosting voltage comprising: generating a first oscillating signal; generating a second oscillating signal complementary to the first oscillating signal; and accumulating voltage based on the first oscillating signal and the second oscillating signal.
- FIG. 1 shows an exemplary diagram of an individual full-wave pump element and illustrates input terminals and output terminals of the individual full-wave pump element.
- FIG. 2 shows a schematic of a ring pump according to an embodiment of the disclosure.
- FIG. 3A shows a block diagram that illustrates components of the individual full-wave pump element according to an embodiment of the disclosure.
- FIG. 3B shows a possible arrangement of components that implements the individual full-wave pump element shown in FIG. 3A .
- FIG. 4 shows a schematic of the ring pump according to another embodiment in the disclosure.
- FIG. 5 shows a top view of a circuit layout of an individual full-wave pump element.
- FIG. 6 shows input voltages of a first full-wave pump element and a last full-wave pump element of the ring pump shown in FIG. 4 .
- FIG. 7 shows an output voltage of the ring pump in FIG. 4 as a function of time and a load circuit from which the output voltage is measured.
- FIG. 8A shows an output voltage of DC blocking capacitors as a function of time without taking into account parasitic elements.
- FIG. 8B shows an output voltage of a multiple-stage ring pump as a function of time without taking into account parasitic elements.
- FIG. 8C shows the output voltage of the DC blocking capacitors as a function of time while taking into account parasitic elements.
- FIG. 8D shows the output voltage of the multiple-stage ring pump as a function of time while taking into account parasitic elements.
- FIG. 9 shows a chip layout that includes different embodiments of ring pumps.
- FIG. 10 shows output voltages of the various ring pumps in FIG. 9 as a function of time.
- FIG. 11 shows an exemplary chip layout of a ring pump.
- FIGS. 12A-12C show graphs of output voltages of different embodiments of the ring pump as a function of output current of the ring pump.
- a charge pump will sometimes be referred to as a “pump”.
- full-wave pumps also referred to as FWPumps
- An FWPump is a charge pump comprising a full-wave bridge rectifier.
- the ring pump comprises a plurality of charge pumps and is adapted to provide an output voltage to a load circuit.
- a ring pump comprises an odd plurality of FWPumps connected in a ring connection.
- a ring pump may comprise an even plurality of FWPumps and an odd number of inverters.
- Such an inverter can precede or follow an FWPump or be connected between two FWPumps. Consequently, a stage of the ring pump, as used throughout the present disclosure, can comprise either an FWPump or simply an inverter.
- FIG. 1 shows an exemplary diagram of an individual FWPump ( 100 ) element.
- the FWPump ( 100 ) is a four terminal device with two inputs and two outputs.
- the FWPump ( 100 ) comprises an IN terminal ( 105 ) that takes in a first input voltage V IN ( 125 ), an OUT terminal ( 110 ) that sends out a first output voltage V OUT ( 130 ), a NEG terminal ( 115 ) that takes in a second input voltage V NEG ( 140 ), and a POS terminal ( 120 ) that sends out a second output voltage V POS ( 145 ).
- the four terminals ( 105 , 110 , 115 , 120 ) of the FWPump ( 100 ) will be discussed in detail in relation to FIGS. 2 , 3 A, and 3 B.
- FIG. 2 shows an embodiment of a ring pump.
- FIG. 2 shows an exemplary three-stage ring pump.
- the three-stage ring pump comprises a first FWPump ( 200 ), a second FWPump ( 205 ), and a third FWPump ( 210 ).
- Each FWPump ( 200 , 205 , 210 ) comprises an inverter stage and a voltage boosting stage, the implementations of which are not shown directly in FIG. 2 and will be discussed in detail in relation to FIGS. 3A and 3B .
- the ring pump thus comprises a plurality of ring connected inverter stages and a plurality of serially connected voltage boosting stages.
- V DD +2 V
- V SS ⁇ 1 V
- inverters (not shown) in the FWPumps ( 200 , 205 , 210 ).
- the terms “positive” and “negative” are not used to designate absolute polarity but are rather used to designate a relationship between V DD and V SS , specifically that V DD >V SS .
- V SS can be 0 V, which is not a negative voltage.
- the inverter stage in each FWPump ( 200 , 205 , 210 ) is performed as follows.
- the first FWPump's ( 200 ) OUT terminal ( 224 ) serially connects to the second FWPump's ( 205 ) IN terminal ( 228 ) and thus the input voltage applied to the second FWPump's ( 205 ) IN terminal ( 228 ) is the voltage V IS2 ( 226 ).
- the inverter stage of the second FWPump ( 205 ) inverts voltage state of the voltage V IS2 ( 226 ) and outputs the resulting voltage as a third inverter stage voltage V IS3 ( 232 ).
- the second FWPump's ( 205 ) OUT terminal ( 230 ) serially connects to the third FWPump's ( 210 ) IN terminal ( 234 ) and thus the input voltage applied to the third FWPump's IN terminal ( 234 ) is the voltage V IS3 ( 232 ).
- the inverter stage of the third FWPump ( 210 ) inverts voltage state of the voltage V IS3 ( 232 ).
- the inverter stages of the three FWPumps ( 200 , 205 , 210 ) of FIG. 2 are connected in a ring structure.
- the ring connection formed by the inverter stage of each individual FWPump ( 100 in FIG. 1 ) is henceforth referred to as an inverter ring.
- a three-stage ring pump is shown in FIG. 2 , the skilled person in the art would have no trouble increasing the number of stages in the ring pump.
- each FWPump ( 200 , 205 , 210 ) further comprises the voltage boosting stage, where (as will be shown with reference to FIGS. 3A and 3B ) the voltage boosting stage is a function of (depends on) voltages of the inverter stage.
- V 0 ( 250 ) that is of an arbitrary value and is connected to the first FWPump's ( 200 ) NEG terminal ( 252 ).
- the voltage boosting stage of the first FWPump ( 200 ) will take the initial voltage V 0 ( 250 ) and increase the voltage (in magnitude).
- the resulting voltage is a first voltage boosting stage voltage V 1 ( 256 ), where
- the voltage V 1 ( 256 ) is the voltage at the first FWPump's ( 200 ) POS terminal ( 254 ).
- the voltage V 1 ( 256 ) is the voltage input into the second FWPump's ( 205 ) NEG terminal ( 258 ).
- the voltage boosting stage of the second FWPump ( 205 ) will take the voltage V 1 ( 256 ) and increase the voltage (in magnitude).
- the resulting voltage is a second voltage boosting stage voltage V 2 ( 262 ), where
- the voltage V 2 ( 262 ) is the voltage at the second FWPump's ( 205 ) POS terminal ( 260 ) and the third FWPump's ( 210 ) NEG terminal ( 264 ).
- the voltage boosting stage of the third FWPump ( 210 ) increases the magnitude of the voltage V 2 ( 262 ).
- the resulting voltage is a ring pump output voltage V ring3 ( 270 ), where
- the voltage V ring3 ( 270 ) is the voltage at the third FWPump's ( 210 ) POS terminal ( 266 ). Since the embodiment in FIG. 2 only has three stages, the voltage V ring3 ( 270 ) is the output voltage of the ring pump, which is the voltage applied to an arbitrary load circuit ( 280 ).
- the voltage boosting stage of each FWPump increases voltage in a positive direction.
- the relative values of the voltages are given by V ring3 >V 2 >V 1 >V 0 .
- the first FWPump ( 200 ) in FIG. 2 sits on a pedestal voltage given by the initial voltage V 0 ( 250 ) and generates the first voltage boosting stage voltage V 1 ( 256 ).
- the second FWPump ( 205 ) in FIG. 2 sits on a pedestal voltage given by the first voltage V 1 ( 256 ) and generates the second voltage boosting stage voltage V 2 ( 262 ).
- the third FWPump ( 210 ) in FIG. 2 sits on a pedestal voltage given by the second voltage V 2 ( 262 ) and generates the ring pump output voltage V ring3 ( 270 ).
- V DD +2 V
- V SS ⁇ 1 V
- V 0 0 V
- V 2 6 V
- V ring3 9 V.
- each of the voltages V 1 ( 256 ), V 2 ( 262 ), and V ring3 ( 270 ) will generally be lower than those values given above.
- the voltage boosting stage of each FWPump increases voltage in a negative direction.
- the NEG terminal ( 252 , 258 , 264 ) and the POS terminal ( 254 , 260 , 266 ) of each FWPump ( 200 , 205 , 210 ) are flipped for each FWPump ( 200 , 205 , 210 ).
- the relative values of the voltages in this case are given by V 0 >V 1 >V 2 >V ring3 .
- the POS terminals ( 254 , 260 , 266 ) and NEG terminals ( 252 , 258 , 264 ) may remain as they appear in FIG. 2 , but the initial voltage V 0 ( 250 ) would instead be tied to the third FWPump's POS terminal ( 266 ) while the load circuit ( 280 ) would be tied to the first FWPump's NEG terminal ( 252 ).
- FIG. 3A shows a block diagram that illustrates a possible implementation of the FWPump ( 100 ) element shown in FIG. 1 , according to an embodiment of the present disclosure.
- Terminals IN ( 105 ), OUT ( 110 ), NEG ( 115 ), and POS ( 120 ) shown in FIG. 3A refer to the same terminals ( 105 , 110 , 115 , 120 ) as those shown in FIG. 1 .
- voltages V IN ( 125 ), V OUT ( 130 ), V NEG ( 140 ), and V POS ( 145 ) shown in FIG. 3A refer to the same voltages ( 125 , 130 , 140 , 145 ) as those shown in FIG. 1 . Consequently, the same reference numerals are used to refer to the terminals ( 105 , 110 , 115 , 120 ) and the voltages ( 125 , 130 , 140 , 145 ) in both figures.
- the FWPump ( 100 ) comprises an inverter stage. Operation of the inverter stage is as follows and is made with reference to FIG. 3A .
- the IN terminal ( 105 ) of the FWPump ( 100 ) takes as its input the output of a previous FWPump's OUT terminal (not shown in FIG. 3A ).
- the input voltage V IN ( 125 ) is sent into a first inverter ( 305 ), which inverts the input voltage V IN ( 125 ) and sends the resulting output voltage V OUT ( 130 ) to a next FWPump (not shown in FIG. 3A ) via the OUT terminal ( 110 ).
- the voltage state of the output voltage V OUT ( 130 ) is opposite the voltage state of the input voltage V IN ( 125 ). Consequently, the first inverter ( 305 ) implements the inverter stage of the individual FWPump ( 100 ).
- the FWPump ( 100 ) further comprises a voltage boosting stage.
- FIG. 3A shows possible components used to implement the voltage boosting stage. All components shown in FIG. 3A , including the first inverter ( 305 ) used in the inverter stage of the FWPump ( 100 ), are used in the voltage boosting stage. Overall operation of the voltage boosting stage is as follows.
- the NEG terminal ( 115 ) of the FWPump ( 100 ) takes as its input the output of the previous FWPump's POS terminal (not shown), which is the voltage V NEG ( 140 ) shown in FIG. 3A .
- the FWPump ( 100 ) will output the voltage V POS ( 145 ) at the POS terminal ( 120 ), where
- the output voltage V OUT ( 130 ) of the first inverter ( 305 ) is sent into a second inverter ( 315 ) serially connected to the first inverter ( 305 ).
- Voltage state of the second inverter's output voltage V 2 ( 318 ) is the same as voltage state of the original input voltage V IN ( 125 ).
- the output voltage V OUT ( 130 ) of the first inverter ( 305 ) is also sent into a third inverter ( 320 ), which results in a third inverter's output voltage V 3 ( 322 ) with a same voltage state as that of the input voltage V IN ( 125 ).
- the voltage V 3 ( 322 ) is the input to a fourth inverter ( 325 ).
- the fourth inverter ( 325 ) inverts the voltage V 3 ( 322 ) and outputs a fourth inverter's output voltage V 4 ( 328 ) with a voltage state opposite that of the voltage V 3 ( 322 ) and thus a voltage state opposite that of the original input voltage V IN ( 125 ).
- the input voltage V IN ( 125 ) is arbitrarily set to the high voltage state, then the voltages V IN ( 125 ), V 2 ( 318 ), and V 3 ( 322 ) are in the high voltage state and the voltages V OUT ( 130 ) and V 4 ( 328 ) are in the low voltage state.
- the outputs of the second inverter ( 315 ) and the fourth inverter ( 325 ) are applied to a first DC blocking capacitor ( 330 ) and a second DC blocking capacitor ( 335 ), respectively.
- the DC blocking capacitors ( 330 , 335 ) are connected to a full-wave bridge rectifier ( 385 ).
- the full-wave bridge rectifier ( 385 ) is connected, in turn, to a reservoir capacitor ( 370 ).
- the FWPump's ( 100 ) NEG terminal ( 115 ) and POS terminal ( 120 ) are directly tied to a circuit comprising the full-wave bridge rectifier ( 385 ) and the reservoir capacitor ( 370 ).
- each FWPump ( 100 ) is a function of voltages involved in the voltage boosting stage due to connection between the inverter stage of each FWPump ( 100 ) to the voltage boosting stage of the FWPump ( 100 ) via the first and second DC blocking capacitors ( 330 , 335 ). Operation of the DC blocking capacitors ( 330 , 335 ), full-wave bridge rectifier ( 385 ), and reservoir capacitor ( 370 ) will be discussed in relation to FIG. 3B .
- the reservoir capacitor ( 370 ) of each FWPump ( 100 ) functions as a charge storage device for storing charges generated by the voltage boosting stage of each FWPump ( 100 ). It should be noted that although the term “capacitor” is used, the reservoir capacitor ( 370 ) need only be any component that has an impedance that is more capacitive than resistive or inductive. In selecting a reservoir capacitor ( 370 ), threshold voltage (when using FETs as capacitors) and breakdown voltage are exemplary parameters. A DN FET, as shown in FIGS. 3A and 3B , is only one possible implementation of the reservoir capacitor ( 370 ).
- the inverters are adapted to have a high voltage state of +2 V and a low voltage state of ⁇ 1 V.
- values used for the supply voltages V DD and V SS can differ from example values given in the present disclosure.
- the positive supply voltage V DD could be, for instance, 3.3 V or 2.5 V
- the negative supply voltage V SS could be tied to ground.
- first inverter stage voltage V IS1 ( 222 ) is set to an exemplary value of +2 V.
- the resulting second inverter stage voltage V IS2 ( 226 ) and third inverter stage voltage V IS3 ( 232 ) are ⁇ 1 V and +2 V, respectively.
- the third inverter stage voltage V IS3 ( 232 ) is inverted by the third FWPump ( 210 ), yielding a voltage of ⁇ 1 V.
- the ⁇ 1 V is the value of the first inverter stage voltage V IS1 ( 222 ). Consequently, in a second iteration through the inverter ring, the resulting inverter stage voltages V IS1 ( 222 ), V IS2 ( 226 ), and V IS3 ( 232 ) are ⁇ 1 V, +2 V, and ⁇ 1 V, respectively.
- Each inverter stage voltage ( 222 , 226 , 232 ) changes voltage states in the second iteration relative to the corresponding inverter stage voltage ( 222 , 226 , 232 ) in the first iteration. Consequently, each iteration through the inverter stages of each FWPump ( 200 , 205 , 210 ) will reverse voltage state of the inverter stage voltages ( 222 , 226 , 232 ). The values for the inverter stage voltages ( 222 , 226 , 232 ) will not stabilize as a result of there being an odd number of stages.
- the input voltage V IN ( 125 ) for the inverter stage of the FWPump ( 100 ) is used to drive the voltage boosting stage.
- the voltage V 2 ( 318 ) is applied to the first capacitor ( 330 ).
- the input voltage V IN ( 125 ) is set to the voltage V IS1 ( 222 in FIG. 2 ).
- the voltage V IS1 ( 222 in FIG. 2 ) reverses voltage state with each iteration through the inverter ring. Consequently, the voltages V 2 ( 318 ), V 3 ( 322 ), and V 4 ( 328 ) also reverse voltage states with each iteration.
- the reversing of the voltage state for voltages V 2 ( 318 ) and V 4 ( 328 ) creates the equivalent of an AC signal at the first capacitor ( 330 ) and the second capacitor ( 335 ), respectively.
- a first capacitor voltage output V P ( 332 ) is the output of the first capacitor ( 330 ).
- a second capacitor voltage output V Pb ( 338 ) is the output of the second capacitor ( 335 ).
- Both the first capacitor ( 330 ) and the second capacitor ( 335 ) are connected to the full-wave bridge rectifier ( 385 ) and thus both voltages V P ( 332 ) and V Pb ( 338 ) are applied to the full-wave bridge rectifier ( 385 ).
- the voltage V P ( 332 ) is larger than the voltage V Pb ( 338 ).
- the voltage V Pb ( 338 ) is larger than the voltage V P ( 332 ). It will be shown in relation to FIG. 3B that in both the first state and the second state, the full-wave bridge rectifier ( 385 ) will charge up the reservoir capacitor ( 370 ).
- each iteration through the inverter ring will serve to charge up the reservoir capacitor ( 370 ).
- the reservoir capacitor ( 370 ) functions as follows in relation to voltage boosting.
- the FWPump ( 100 ) has the voltage V NEG ( 140 ) applied to its NEG terminal ( 115 ), where the voltage V NEG ( 140 ) is an output voltage of the voltage boosting stage of the previous FWPump (not shown).
- the voltages V P ( 332 ) and V Pb ( 338 ) applied to the full-wave bridge rectifier ( 385 ) will charge up the reservoir capacitor ( 370 ) of the FWPump ( 100 ).
- the voltage V NEG ( 140 ) is applied to both the full-wave bridge rectifier ( 385 ) and the reservoir capacitor ( 370 ).
- the value of the output voltage V POS ( 145 ) of the FWPump ( 100 ) is the sum of the input voltage V NEG ( 140 ) and a voltage value that quantifies charge stored by the reservoir capacitor ( 370 ). Consequently, after the voltage boosting stage of the FWPump ( 100 ), the output voltage V POS ( 145 ) of the FWPump ( 100 ) is greater in magnitude than the input voltage V NEG ( 140 ) of the FWPump ( 100 ).
- the inverters ( 315 , 320 , 325 ) buffer the V OUT ( 130 ), which oscillates between the supply voltages V DD and V SS , from loading as well as from variability in power delivery from the supply voltages V DD and V SS .
- This buffering allows the inverter ring to run at a high and constant speed, without regard to the other activities, specifically the activities of the voltage boosting stage, occurring within the individual FWPump ( 100 ).
- oscillation frequency of the inverter ring fluctuates due to coupling between the inverter stage and the voltage boosting stage, and fluctuation of the oscillation frequency reduces speed of the inverter ring and voltage output of each FWPump ( 100 ) in a ring pump.
- the first and second DC blocking capacitors ( 330 , 335 ) provide DC isolation by preventing DC current from leaking back from the reservoir capacitor ( 370 ) to the first and second DC blocking capacitors ( 330 , 335 ).
- the first and second DC blocking capacitors ( 330 , 335 ) provide the isolation between the inverter ring, which is associated with lower voltages, and activities of the voltage boosting stage, which can be associated with higher voltages, by preventing DC coupling between the various inverters ( 305 , 315 , 320 , 325 ), shown to the left of the capacitors ( 330 , 335 ), and the full-wave bridge rectifier ( 385 ) and the reservoir capacitor ( 370 ), shown to the right of the capacitors ( 330 , 335 ).
- FIG. 3B shows a circuit schematic that illustrates circuit components that may be used to implement each of the blocks in the block diagram on FIG. 3A .
- the details in the circuit schematic and circuit components are specific to a particular semiconductor process utilized in the present disclosure, but the skilled person can adjust details to fit different semiconductor parameters.
- N-channel FETs include: regular N (“RN”) FETs that have a nominal threshold voltage of 450 mV, high doping N (“HN”) FETs that have a nominal threshold voltage of 700 mV, and depletion mode N (“DN”) FETs that have a threshold voltage below 0 V.
- regular N (“RN”) FETs that have a nominal threshold voltage of 450 mV
- HN high doping N
- DN depletion mode N
- RP regular P FETs
- HP high doping FETs
- HN, RN, HP, and RP FETs may have nominal threshold voltages of 800 mV, 300 mV, ⁇ 800 mV, and ⁇ 300 mV, respectively.
- Other FETs such as an intrinsic N-channel (“IN”) FET can be utilized.
- the IN FET may have a threshold voltage of approximately 0 V. Additional parameters in selecting a particular FET as the charge storage device include, by way of example and not of limitation, series resistance and density of capacitance of the particular FET.
- the first inverter ( 305 ), the second inverter ( 315 ), the third inverter ( 320 ), and the fourth inverter ( 325 ) are all implemented using HP FETs and HN FETs.
- the full-wave bridge rectifier ( 385 ) is implemented using RP FETs and RN FETs. It should be noted, however, that the full-wave bridge rectifier ( 385 ) can also be implemented using diodes as well as various other devices, identifiable by the skilled person in the art, capable of rectifying action.
- the reservoir capacitor ( 370 ) is implemented using a DN FET.
- N-channel FET and P-channel FET depends primarily on different threshold voltages of each type of FET.
- Each FET used to implement the inverters ( 305 , 315 , 320 , 325 ) is supplied with a positive voltage supply V DD and a negative voltage supply V SS .
- MOS transistors are used as switches in this particular embodiment, as seen in the implementation of the various inverters ( 305 , 315 , 320 , 325 ) and the full-wave bridge rectifier ( 385 ).
- An alternative embodiment of the ring pump may utilize, for instance, diodes or diode-connected transistors as switches in an implementation of the full-wave bridge rectifier ( 385 ).
- DN FETs are used as reservoir capacitors ( 370 ) in this embodiment.
- any passive element that has an impedance that is more capacitive than inductive or resistive at the frequency of interest may serve as a capacitor in this disclosure.
- the output of the first capacitor ( 330 ) is denoted as node P ( 340 ).
- Node P ( 340 ) is connected to the drain of a first PMOS ( 350 ) and the drain of a first NMOS ( 355 );
- node P ( 340 ) is also connected to the gate of a second PMOS ( 360 ) and the gate of a second NMOS ( 365 ).
- the output of the second capacitor ( 335 ) is denoted as node Pb ( 345 ).
- Node Pb ( 345 ) is connected to the gate of the first PMOS ( 350 ) and the gate of the first NMOS ( 355 ); node Pb ( 345 ) is also connected to the drain of the second PMOS ( 360 ) and the drain of the second NMOS ( 365 ).
- the source of the first PMOS ( 350 ) and the source of the second PMOS ( 360 ) are connected; both the source of the first PMOS ( 350 ) and the source of the second PMOS ( 360 ) are tied to the POS terminal ( 120 ).
- the source of the first NMOS ( 355 ) and the source of the second NMOS ( 365 ) are also connected; both the source of the first NMOS ( 355 ) and the source of the second NMOS ( 365 ) are tied to the NEG terminal ( 115 ). These components and connections are used to implement the embodiment of the full-wave bridge rectifier ( 385 ) shown in FIG. 3B .
- a simplified description of the operation of the full-wave rectifier circuit ( 385 ) is given as follows.
- the first PMOS ( 350 ) and the second NMOS ( 365 ) are switched on whereas the first NMOS ( 355 ) and the second PMOS ( 360 ) are switched off
- Rectifying nature of the full-wave bridge rectifier ( 385 ) produces unidirectional current flow. In other words, charge is delivered in a direction of a load circuit (such as 280 in FIG. 2 ) regardless of whether the P node ( 340 ) has a higher voltage than the Pb node ( 345 ), or vice versa.
- Output voltage waveforms from the first state and second state are generally designed to be complementary to each other.
- the complementary voltage waveforms result from utilizing same capacitance values for both capacitors ( 330 , 335 ) and applying the same two voltages V DD and V SS to both capacitors ( 330 , 335 ), where inputs to the capacitors ( 330 , 335 ) are different voltage states selected from two voltage states V DD and V SS .
- one capacitor ( 330 , 335 ) has an applied voltage of V DD when the other capacitor ( 330 , 335 ) has an applied voltage of V SS , and vice versa.
- Providing such symmetry in the capacitance and voltage values is one method to reduce noise and promote voltage balance in each FWPump.
- the ring pump accumulates or boosts voltage by generating a first oscillating signal to be applied to one capacitor ( 330 , 335 ) and a second oscillating signal complementary to the first oscillating signal to be applied to the other capacitor ( 330 , 335 ).
- the second oscillating signal can be generated by inverting the first oscillating signal.
- the ring pump accumulates or boosts voltage based on the first and second oscillating signals provided to the voltage boosting stages of the FWPumps that form the ring pump.
- Voltage across each of the capacitors ( 330 , 335 ) changes by around the voltage swing
- These charge pulses are sent through the full-wave rectifier bridge ( 385 ) and into the reservoir capacitor ( 370 ).
- a low ripple voltage arises from application of the full-wave bridge rectifier ( 385 ) and the complementary voltage waveforms of the capacitors ( 330 , 335 ). Since the voltage waveforms are complementary, the first capacitor current I C0 ( 334 ) and second capacitor current I C1 ( 339 ) are equal in magnitude and opposite in sign. Due to the equal magnitude of the currents ( 334 , 339 ), no net charge comes from the NEG terminal ( 115 ) and the POS terminal ( 120 ) regardless of whether the P node ( 340 ) has a higher voltage than the Pb node ( 345 ), or vice versa.
- the reservoir capacitor ( 370 ) of the individual FWPump ( 100 ) is charged by the voltage boosting stage of the individual FWPump ( 100 ) itself, without taking charge from a previous FWPump (not shown) via the NEG terminal ( 115 ) or from a subsequent FWPump (not shown) via the POS terminal ( 120 ).
- transition of the voltages (from V DD to V SS and vice versa) through the inverter ring spreads charge transfer events over time from the capacitors ( 330 , 335 ) to the reservoir capacitor ( 370 ).
- the charge transfer events are due to six charge pulses, where one pulse comes from each of the first and second capacitors ( 330 , 335 in FIGS. 3A and 3B ) of each of the three FWPumps ( 200 , 205 , 210 ).
- a single charge pump that can supply one single charge pulse that is equal in magnitude to the sum of the six charge pulses.
- the single large charge transfer event yields high amplitude charge impulses which can produce undesirable noise in the ring pump output voltage V ring3 ( 270 ) as well as the supply voltages V DD and V SS .
- V ring3 270
- V DD and V SS supply voltages
- the charge transfer events become overlapped and appear nearly DC, as shown, for instance, in output voltage versus time plots in subsequent FIGS. 8B and 8D .
- the output voltage of the ring pump quantifies the charge transfer events.
- the DN FET used to implement the reservoir capacitor ( 370 ) in the individual FWPump ( 100 ) is generally larger in size than the other transistors, henceforth referred to as active devices, used in the implementation of the ring pump.
- capacitance of the reservoir capacitor ( 370 ) allows current flow toward a load circuit (such as 280 in FIG. 2 ).
- parasitic capacitances cause current flow through various conducting paths, and thus such current is lost to the load circuit ( 280 in FIG. 2 ).
- Parasitic capacitances include parasitic gate-to-drain capacitance C gd and parasitic gate-to-source capacitance C gs of the active devices.
- the switching action of the active devices is an abrupt process.
- the abrupt process leads to a rapid charge transfer that gets pushed through the POS terminal ( 120 ) of each individual FWPump ( 100 ).
- the larger capacitance of the reservoir capacitor ( 370 ) tends to prevent the rapid charge transfers incurred by the switching action of the active devices.
- current sent to the load circuit ( 280 in FIG. 2 ) is more gradual, which generally leads to higher voltage output.
- an FWPump element ( 100 ) comprises an inverter stage and a voltage boosting stage
- the first inverter ( 305 ) shown in FIGS. 3A and 3B may be utilized as the inverter stage for one or more FWPump elements.
- use of a single ring phase in the inverter ring where a single ring phase comprises the various inverters ( 305 , 315 , 320 , 325 ) in the inverter stage, to drive multiple DC capacitors ( 330 , 335 ), full-wave bridge rectifiers ( 385 ), and reservoir capacitors ( 370 ) of the multiple voltage boosting stages allows for high ring pump output voltage.
- the high ring pump output voltage results from stacking of the DC capacitors ( 330 , 335 ), full-wave bridge rectifier ( 385 ), and reservoir capacitor ( 370 ) of multiple voltage boosting stages that share the same inverter stage.
- the ring pump may also run at higher frequencies due to effectiveness of filtering and charge delivery. Specifically, pulsed delivery of charge is integrated onto the reservoir capacitor ( 370 ) subsequent to filtering provided by the buffering and the DC isolation. This filtering reduces or removes an AC component of power pulses and aids in accumulation of DC energy.
- a first inverter ( 305 ) can be utilized to drive the various inverters ( 315 , 320 , 325 ) in multiple inverter stages as well as the DC capacitors ( 330 , 335 ), full-wave bridge rectifier ( 385 ), and reservoir capacitor ( 370 ) of the multiple voltage boosting stages that share the same first inverter ( 305 ).
- Voltage multiplication performed by stacked DC capacitors ( 330 , 335 ), full-wave bridge rectifiers ( 385 ), and reservoir capacitors ( 370 ) that share a first inverter ( 305 ) or a single ring phase, is a function of number of stacked DC capacitors ( 330 , 335 ), full-wave bridge rectifiers ( 385 ), and reservoir capacitors ( 370 ).
- Current yielded by these stacked components ( 330 , 335 , 370 , 385 ) is a function of number of transitions per unit time (frequency) of the ring pump, which is proportional to 1/N where N is the number of stages (to be specifically described in the following example).
- a “stage” of the ring pump comprises the various inverters ( 305 , 315 , 320 , 325 ) and the three lineups of DC capacitors ( 330 , 335 ), full-wave bridge rectifiers ( 385 ), and reservoir capacitors ( 370 ).
- Output voltage delivered by this seven-stage ring pump will be nearly equal to output voltage delivered by a twenty-one stage ring pump, where each inverter stage in the twenty-one stage ring pump is associated with one voltage boosting stage.
- output current of the seven-stage ring pump will be nearly three times output current of the twenty-one stage ring pump due to the seven-stage ring pump having an oscillation frequency three times the oscillation frequency of the twenty-one stage ring pump.
- the seven-stage ring pump of this example generally generates more voltage ripple than the twenty-one stage ring pump as a result of charge delivery pulses being aggregated at three times a per-pulse charge delivery.
- the per-pulse charge delivery refers to the case where each lineup of DC capacitor pair ( 330 , 335 ), full-wave bridge rectifier ( 385 ), and reservoir capacitor ( 370 ) has its own set of inverters ( 305 , 315 , 320 , 325 ).
- FIG. 4 shows another embodiment of a ring pump.
- the ring pump comprises twenty-nine individual FWPumps.
- the components and operation of the individual FWPump were previously described in detail with reference to FIGS. 1 , 2 , 3 A, and 3 B.
- the inverter ring for the embodiment in FIG. 4 is as follows.
- the OUT terminal of a first FWPump ( 400 ) is connected to the IN terminal of a second FWPump ( 405 ) by a serial connection ( 410 ).
- Similar serial connections are made between the IN terminal and OUT terminal of adjacent FWPumps.
- the OUT terminal of a last FWPump ( 420 ) is connected to the first FWPump ( 400 ) by a serial connection ( 425 ).
- the voltage boosting stages of the ring pump are as follows.
- An initial voltage V 0 ( 450 ) is applied to the NEG terminal of the first FWPump ( 400 ).
- the POS terminal of the first FWPump ( 400 ) is connected to the NEG terminal of the second FWPump ( 405 ) by a serial connection ( 415 ). Similar serial connections are made between the NEG terminal and the POS terminal of adjacent FWPumps.
- a ring pump output voltage V ring ( 430 ) is applied to a load circuit ( 460 ).
- the load circuit ( 460 ) can comprise any combination of components and interconnections between these components and is not part of the ring pump itself. In FIG. 4 , the load circuit ( 460 ) is a simple RC circuit.
- a decrease in the ring pump output voltage V ring ( 430 ) will result from charge drawn by the load circuit ( 460 ).
- charge stored by a reservoir capacitor (not shown) of the last FWPump ( 420 ) decreases.
- Charge from reservoir capacitors (not shown) of preceding FWPumps flows toward the reservoir capacitor of the last FWPump ( 420 ) to charge up the reservoir capacitor of the last FWPump ( 420 ).
- the iterations through the inverter ring will drive the voltage boosting stage of each FWPump such that the pump output voltage V ring ( 430 ) increases back toward the voltage at which the output V ring ( 430 ) saturates.
- an external IN FET ( 435 ) is placed in parallel to each FWPump.
- the external IN FET ( 435 ) functions as a smoothing capacitor that further lowers the ripple of the voltage V POS output from the voltage boosting stage of each FWPump. Additional size of the ring pump due to the presence of the external IN FETs ( 435 ) is deemed small enough to tolerate the addition.
- the output voltage V ring ( 430 ) saturates at around V ring ⁇ V 0 N ⁇ (V DD ⁇ V SS ), where N is the number of stages in the ring pump.
- V 0 0 V
- V DD +2 V
- V SS ⁇ 1 V
- the output voltage would be V ring ⁇ 87 V.
- An actual measurement of the output voltage V ring ( 430 ) would generally be lower due to losses associated with each of the components of the ring pump. Addition of more stages in the ring pump would generally yield higher output ring pump voltage V ring ( 430 ).
- R load is an equivalent resistance of the load circuit ( 460 )
- C 0 is a capacitance value of the first and second capacitors ( 330 , 335 )
- f osc is an oscillation frequency of the inverter ring.
- FIG. 5 shows a top view of a circuit layout of an individual FWPump.
- FIG. 5 shows the various components shown in FIGS. 3A and 3B .
- Circuitry ( 500 ) on the left side of FIG. 5 contains the various inverters ( 305 , 315 , 320 , 325 ) shown in FIGS. 3A and 3B .
- FIG. 5 also shows the first and second capacitors ( 330 , 335 ), the full-wave bridge rectifier ( 385 ), and the reservoir capacitor ( 370 ).
- the layout of the individual FWPump, as shown in FIG. 5 is used to implement each FWPump in the ring pump shown in FIG. 4 . Voltage waveforms obtained from this ring pump, which include effects of parasitic elements, are shown in FIGS. 8C and 8D .
- FIG. 6 shows input voltage for the inverter stage of the first FWPump ( 400 ) and the last FWPump ( 420 ) of the ring pump shown in FIG. 4 .
- a top voltage waveform ( 600 ) and a bottom voltage waveform ( 605 ) show the input voltages for the inverter stage of the first FWPump ( 400 ) and the last FWPump ( 420 ), respectively.
- V IN 125 in FIG. 1
- the inverter stage of each FWpump is either in a high voltage state of +2.5 V or in a low voltage state of 0 V.
- the first FWPump ( 400 in FIG. 4 ) and the last FWPump ( 420 in FIG. 4 ) are in opposite voltage states. For instance, at an arbitrary time instant A ( 610 ), the first FWpump ( 400 in FIG.
- the high voltage state, low voltage state, and oscillation frequency stay substantially constant over time.
- the first and second capacitors ( 330 , 335 ) contribute to the voltage states and oscillation frequency staying substantially constant over time by preventing coupling between voltages present in the voltage boosting stage of each FWPump and voltages present in the inverter stage of each FWPump.
- FIG. 7 shows the output voltage V ring ( 430 ) of the ring pump of FIG. 4 as a function of time under different load circuits ( 460 ) and different capacitance values for the first and second DC blocking capacitors ( 330 , 335 in FIGS. 3A and 3B ).
- the load circuit ( 460 ) shown in FIG. 4 and the input voltages shown in FIG. 6 are used to generate the output voltages.
- the initial voltage V 0 ( 450 ) is set to +2.5 V.
- FIG. 8A shows voltage at the P node ( 340 ) and voltage at the Pb node ( 345 ), both nodes ( 340 , 345 ) referred to in FIG. 3B , as a function of time for the embodiment depicted in FIG. 4 .
- FIG. 8A shows the voltages of the P node ( 340 ) and the Pb node ( 345 ) of the last FWPump ( 420 ) shown in FIG. 4 .
- FIG. 8B shows the output voltage of the ring pump as a function of time.
- the ring pump output voltage V ring ( 430 ) saturates at about 65 V.
- FIG. 8C shows the voltage at the P node ( 340 in FIG. 3B ) and Pb node ( 345 in FIG. 3B ) of the last FWPump ( 420 ) shown in FIG. 4 that includes the parasitic effects.
- FIG. 8C shows the voltage at the P node ( 340 in FIG. 3B ) and Pb node ( 345 in FIG. 3B ) of the last FWPump ( 420 ) shown in FIG. 4 that includes the parasitic effects.
- FIG. 8C shows the voltage at the P node ( 340 in FIG. 3B ) and Pb node ( 345 in FIG. 3B ) of the last FWPump ( 420 ) shown in FIG. 4 that includes the parasitic effects.
- FIG. 8C shows the voltage at the P node ( 340 in FIG. 3B ) and Pb node ( 345 in FIG. 3B ) of the last FWPump ( 420 ) shown in FIG. 4 that includes the parasitic effects.
- FIG. 8D shows the ring pump output voltage V ring ( 430 ) of the ring pump of FIG. 4 as a function of time.
- the ring pump output voltage V ring ( 430 ) saturates at a lower voltage of about 44 V.
- voltage level of the nodes P and Pb ( 340 , 345 in FIG. 3B ) is at a pedestal voltage given by the reservoir capacitor ( 370 in FIGS. 3A and 3B ) of the last FWPump ( 420 in FIG. 4 ).
- the first and second capacitors which function as DC capacitors, prevent coupling of the pedestal voltage with the inverters ( 305 , 315 , 320 , 325 in FIGS. 3A and 3B ) of any arbitrary FWPump. Consequently, as previously discussed, the first and second capacitors ( 330 , 335 in FIGS. 3A and 3B ) allow for the inverter stage of the FWPump to operate separately from the voltage boosting stage of the FWPump.
- FIG. 9 shows a test chip that comprises an assortment of different embodiments of ring pumps.
- the different embodiments of the ring pump vary in number of stages in the ring pump and components used to implement the full-wave rectifier circuit.
- a 12 V positive pump ( 3 ) and a 12 V negative pump ( 4 ) comprised a fewer number of stages than the twenty-nine stages shown in FIG. 4 .
- a 50 V HS pump ( 5 ), 50 V RS pump ( 6 ), and 50 V IS pump ( 7 ) are each twenty-nine stage ring pumps, where each pump ( 5 , 6 , 7 ) utilizes different types of MOS transistors to implement the full-wave bridge rectifier.
- the HS pump ( 5 ) comprised HP and HN MOS transistors
- RS pump ( 6 ) comprised RP and RN MOS transistors
- IS pump ( 7 ) comprised IP and IN MOS transistors.
- S in each of “HS”, “RS”, and “IS” refers to “synchronous” since each of the full-wave bridge rectifiers in these embodiments ( 5 , 6 , 7 ) are synchronous rectifiers.
- a 50 V I plain pump ( 8 ) used diode-connected IN-type MOS transistors and a 50 V PG plain pump ( 9 ) used diodes instead of MOS transistors to implement the full-wave bridge rectifier.
- metal-metal-metal-poly (MMMP) plate ( 1 ) and MMMP edge ( 2 ) are test structures for high voltage plate capacitors included as part of the test chip along with the different embodiments of the ring pump.
- FIG. 10 shows output voltages of the various ring pumps in FIG. 9 as a function of time. Reference numerals used in FIG. 10 correspond with those used in FIG. 9 .
- the 12 V positive pump ( 3 ) in FIG. 9 has an output voltage given by an MPOS curve ( 3 a ).
- the other ring pumps ( 4 , 5 , 6 , 7 , 8 , 9 ) also have corresponding output voltages ( 4 a, 5 a, 6 a, 7 a, 8 a, 9 a ).
- An enable signal is utilized for testing purposes, where the enable signal can be used to select only one of the various ring pumps ( 4 , 5 , 6 , 7 , 8 , 9 ) at a time for testing.
- FIG. 11 shows a test chip that implements a ring pump similar to the ring pump in FIG. 4 .
- the test chip shows a twenty-nine stage ring pump including twenty-eight FWPumps and one inverter ( 1130 ).
- the ring pump in FIG. 11 shows individual FWPump elements.
- a first FWPump element ( 1100 ), a last FWPump element ( 1105 ), and the inverter ( 1130 ) are identified. Operation of a cycle of an inverter ring in the ring pump begins at the inverter ( 1130 ) and circles back to the inverter ( 1130 ) via the last FWPump element ( 1105 ) on a right side of the test chip.
- the individual FWPump element ( 1100 in FIG. 11 ) comprises multiple inverters ( 305 , 315 , 320 , 325 ), a first and second DC blocking capacitors ( 330 , 335 ), a full-wave bridge rectifier ( 385 ), and a reservoir capacitor ( 370 ).
- the test chip in FIG. 11 shows the ring pump as well as the FWPump elements that form the ring pump.
- a first and second column ( 1110 ) contain inverters ( 305 , 315 , 320 , 325 in FIGS.
- a third and fourth column ( 1115 ) contain the first and second DC blocking capacitors ( 330 , 335 in FIGS. 3A and 3B ), a fifth and sixth column ( 1120 ) contain the full-wave bridge rectifiers ( 385 in FIGS. 3A and 3B ), and a seventh and eighth column ( 1125 ) contain the reservoir capacitors ( 370 in FIGS. 3A and 3B ) of each FWpump element.
- Each graph has a vertical line ( 1200 ) corresponding to a selected operating current for the 50 V ring pump.
- Type of MOS transistor and value for the positive oscillator supply V DD can be selected based on required output voltage and/or required output current for a desired application.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
- The disclosure relates generally to electronic integrated circuits. More specifically, it relates to a high voltage ring pump.
- Given the number and complexity of components on any integrated circuit (IC), it is rarely the case that all of these components can function optimally using a single voltage supply. However, the use of many different voltage supplies, whether external or internal to the IC, may be undesirable. Additional external voltage supplies required in order for the IC to operate correctly may be inconvenient for the user of the IC. Additional voltage supplies internal to the IC may violate area requirements of a chip.
- Consequently, a common method by which to generate the different voltage supplies required by each of the components is to build auxiliary circuitry onto the IC that generates the different voltages. A charge pump is one such auxiliary circuit that functions as a DC to DC converter. The charge pump takes in an input voltage and generates an output voltage that is either higher in magnitude or lower in magnitude than the input voltage, depending on the application required. Charge pumps generally utilize an energy storage element to generate the output voltage.
- According to a first aspect of the disclosure, a circuital arrangement adapted to provide voltage to a load circuit is provided, comprising a plurality of charge pumps, wherein each charge pump comprises an inverter stage and a voltage boosting stage, the circuital arrangement thus comprising: a plurality of inverter stages ring connected therebetween; and a plurality of voltage boosting stages serially connected therebetween.
- According to a second aspect of the disclosure, a charge pump element is provided, comprising: an initial inverter, wherein an input voltage to the initial inverter is inverted to obtain a complementary output voltage; at least one pump block, wherein an output voltage of a particular pump block in the at least one pump block is larger in magnitude than an input voltage to the particular pump block in the at least one pump block; and a driving circuit connected with the initial inverter on one end and the at least one pump block on another end, wherein the driving circuit generates a first voltage and a second voltage based on the input voltage to the initial inverter, and wherein each of the first and second voltages are adapted to be applied to the at least one pump block.
- According to a third aspect of the disclosure, a circuital arrangement adapted to provide an output voltage to a load circuit is provided, comprising: a plurality of inverter stages ring connected therebetween; and a plurality of voltage boosting stages serially connected therebetween, wherein: each voltage boosting stage is coupled with one inverter stage in the plurality of inverter stages, an output of a voltage boosting stage in the plurality of voltage boosting stages is higher in magnitude than an output of a previous voltage boosting stage in the plurality of voltage boosting stages, and a last voltage boosting stage in the plurality of voltage boosting stages is adapted to provide the output voltage to the load circuit.
- According to a fourth aspect of the disclosure, a method for boosting voltage is provided, comprising: generating a first oscillating signal; generating a second oscillating signal complementary to the first oscillating signal; and accumulating voltage based on the first oscillating signal and the second oscillating signal.
- Further embodiments are provided in the specification, drawings, and claims of the present application.
- The accompanying drawings, which are incorporated into and constitute a part of this specification, illustrate one or more embodiments of the present disclosure and, together with the description of example embodiments, serve to explain the principles and implementations of the disclosure.
-
FIG. 1 shows an exemplary diagram of an individual full-wave pump element and illustrates input terminals and output terminals of the individual full-wave pump element. -
FIG. 2 shows a schematic of a ring pump according to an embodiment of the disclosure. -
FIG. 3A shows a block diagram that illustrates components of the individual full-wave pump element according to an embodiment of the disclosure. -
FIG. 3B shows a possible arrangement of components that implements the individual full-wave pump element shown inFIG. 3A . -
FIG. 4 shows a schematic of the ring pump according to another embodiment in the disclosure. -
FIG. 5 shows a top view of a circuit layout of an individual full-wave pump element. -
FIG. 6 shows input voltages of a first full-wave pump element and a last full-wave pump element of the ring pump shown inFIG. 4 . -
FIG. 7 shows an output voltage of the ring pump inFIG. 4 as a function of time and a load circuit from which the output voltage is measured. -
FIG. 8A shows an output voltage of DC blocking capacitors as a function of time without taking into account parasitic elements. -
FIG. 8B shows an output voltage of a multiple-stage ring pump as a function of time without taking into account parasitic elements. -
FIG. 8C shows the output voltage of the DC blocking capacitors as a function of time while taking into account parasitic elements. -
FIG. 8D shows the output voltage of the multiple-stage ring pump as a function of time while taking into account parasitic elements. -
FIG. 9 shows a chip layout that includes different embodiments of ring pumps. -
FIG. 10 shows output voltages of the various ring pumps inFIG. 9 as a function of time. -
FIG. 11 shows an exemplary chip layout of a ring pump. -
FIGS. 12A-12C show graphs of output voltages of different embodiments of the ring pump as a function of output current of the ring pump. - Throughout the present disclosure, a charge pump will sometimes be referred to as a “pump”. According to several embodiments of the present disclosure, full-wave pumps, also referred to as FWPumps, are described. An FWPump is a charge pump comprising a full-wave bridge rectifier. Additionally, the present disclosure will discuss, with reference to the accompanying figures, operation and embodiments of a ring pump. The ring pump comprises a plurality of charge pumps and is adapted to provide an output voltage to a load circuit. In accordance with several embodiments of the present disclosure, a ring pump comprises an odd plurality of FWPumps connected in a ring connection. Alternatively, a ring pump may comprise an even plurality of FWPumps and an odd number of inverters. Such an inverter can precede or follow an FWPump or be connected between two FWPumps. Consequently, a stage of the ring pump, as used throughout the present disclosure, can comprise either an FWPump or simply an inverter.
-
FIG. 1 shows an exemplary diagram of an individual FWPump (100) element. The FWPump (100) is a four terminal device with two inputs and two outputs. In particular, the FWPump (100) comprises an IN terminal (105) that takes in a first input voltage VIN (125), an OUT terminal (110) that sends out a first output voltage VOUT (130), a NEG terminal (115) that takes in a second input voltage VNEG (140), and a POS terminal (120) that sends out a second output voltage VPOS (145). The four terminals (105, 110, 115, 120) of the FWPump (100) will be discussed in detail in relation toFIGS. 2 , 3A, and 3B. -
FIG. 2 shows an embodiment of a ring pump. In particular,FIG. 2 shows an exemplary three-stage ring pump. The three-stage ring pump comprises a first FWPump (200), a second FWPump (205), and a third FWPump (210). Each FWPump (200, 205, 210) comprises an inverter stage and a voltage boosting stage, the implementations of which are not shown directly inFIG. 2 and will be discussed in detail in relation toFIGS. 3A and 3B . As shown inFIG. 2 , the ring pump thus comprises a plurality of ring connected inverter stages and a plurality of serially connected voltage boosting stages. - By way of example and not of limitation, assume that a positive oscillator supply voltage VDD=+2 V and a negative oscillator supply voltage VSS=−1 V are applied to inverters (not shown) in the FWPumps (200, 205, 210). The inverters are thus adapted to have a high voltage state of +2 V and a low voltage state of −1 V in this example. Consequently, voltage swing is given by VDD−VSS=+3 V. It should be noted that the terms “positive” and “negative” are not used to designate absolute polarity but are rather used to designate a relationship between VDD and VSS, specifically that VDD>VSS. For instance, VSS can be 0 V, which is not a negative voltage.
- The inverter stage in each FWPump (200, 205, 210) is performed as follows. Consider a first inverter stage voltage VIS1 (222) that is initially, and arbitrarily, set to VIS1=+2 V; the voltage VIS1 (222) is the voltage applied to the first FWPump's IN terminal (220). The inverter stage of the first FWPump (200) will invert voltage state of the voltage VIS1 (222) to a complementary voltage state and output the resulting voltage as a second inverter stage voltage VIS2 (226). Consequently, in the present example, the voltage VIS2 (226) is VIS2=−1 V. The first FWPump's (200) OUT terminal (224) serially connects to the second FWPump's (205) IN terminal (228) and thus the input voltage applied to the second FWPump's (205) IN terminal (228) is the voltage VIS2 (226).
- The inverter stage of the second FWPump (205) inverts voltage state of the voltage VIS2 (226) and outputs the resulting voltage as a third inverter stage voltage VIS3 (232). In the present example, the voltage VIS3 (232) is VIS3=+2 V. The second FWPump's (205) OUT terminal (230) serially connects to the third FWPump's (210) IN terminal (234) and thus the input voltage applied to the third FWPump's IN terminal (234) is the voltage VIS3 (232).
- The inverter stage of the third FWPump (210) inverts voltage state of the voltage VIS3 (232). As seen in
FIG. 2 , the third FWPump's (210) OUT terminal (236) serially connects to the first FWPump's (200) IN terminal (220). Therefore, the voltage VIS1 (222) is VIS1=−1 V, which is opposite in voltage state to the initial value of VIS1 (222). - The inverter stages of the three FWPumps (200, 205, 210) of
FIG. 2 are connected in a ring structure. The ring connection formed by the inverter stage of each individual FWPump (100 inFIG. 1 ) is henceforth referred to as an inverter ring. Although a three-stage ring pump is shown inFIG. 2 , the skilled person in the art would have no trouble increasing the number of stages in the ring pump. - With further reference to
FIG. 2 , in addition to the inverter stage, each FWPump (200, 205, 210) further comprises the voltage boosting stage, where (as will be shown with reference toFIGS. 3A and 3B ) the voltage boosting stage is a function of (depends on) voltages of the inverter stage. Consider an initial voltage V0 (250) that is of an arbitrary value and is connected to the first FWPump's (200) NEG terminal (252). The voltage boosting stage of the first FWPump (200) will take the initial voltage V0 (250) and increase the voltage (in magnitude). The resulting voltage is a first voltage boosting stage voltage V1 (256), where |V1|>|V0|. The voltage V1 (256) is the voltage at the first FWPump's (200) POS terminal (254). - Since the first FWPump's (200) POS terminal (254) is serially connected to the second FWPump's (205) NEG terminal (258), the voltage V1 (256) is the voltage input into the second FWPump's (205) NEG terminal (258). The voltage boosting stage of the second FWPump (205) will take the voltage V1 (256) and increase the voltage (in magnitude). Thus, the resulting voltage is a second voltage boosting stage voltage V2 (262), where |V2|>|V1|.
- The voltage V2 (262) is the voltage at the second FWPump's (205) POS terminal (260) and the third FWPump's (210) NEG terminal (264). The voltage boosting stage of the third FWPump (210) increases the magnitude of the voltage V2 (262). The resulting voltage is a ring pump output voltage Vring3 (270), where |Vring3|>|V2|. The voltage Vring3 (270) is the voltage at the third FWPump's (210) POS terminal (266). Since the embodiment in
FIG. 2 only has three stages, the voltage Vring3 (270) is the output voltage of the ring pump, which is the voltage applied to an arbitrary load circuit (280). - In several embodiments of the present disclosure, the voltage boosting stage of each FWPump increases voltage in a positive direction. In relation to the ring pump shown in
FIG. 2 , the relative values of the voltages are given by Vring3>V2>V1>V0. - Specifically, the first FWPump (200) in
FIG. 2 sits on a pedestal voltage given by the initial voltage V0 (250) and generates the first voltage boosting stage voltage V1 (256). The first voltage V1 (256) is the initial voltage V0 (250) boosted by the voltage swing VDD−VSS. Consequently, the first voltage V1 (256) is given by V1=V0+(VDD−VSS). - Similarly, the second FWPump (205) in
FIG. 2 sits on a pedestal voltage given by the first voltage V1 (256) and generates the second voltage boosting stage voltage V2 (262). The second voltage V2 (262) is the first voltage V1 (256) boosted by the voltage swing VDD−VSS. Therefore, the second voltage V2 (262) is given by V2=(VDD−VSS)=V0+2(VDD−VSS). - Finally, the third FWPump (210) in
FIG. 2 sits on a pedestal voltage given by the second voltage V2 (262) and generates the ring pump output voltage Vring3 (270). The output voltage Vring3 (270) is boosted by the voltage swing and thus Vring3=V2+(VDD−VSS)=V1+2(VDD−VSS)=V0+3(VDD−VSS). - As a numerical example, consider that VDD=+2 V, VSS=−1 V, and V0=0 V. The three voltage boosting stage voltages (256, 262, 270) are V1=3 V, V2=6 V, and Vring3=9 V. Taking into consideration losses associated with each of the components used to implement an FWPump (200, 205, 210), each of the voltages V1 (256), V2 (262), and Vring3 (270) will generally be lower than those values given above.
- In another embodiment of the present disclosure, the voltage boosting stage of each FWPump increases voltage in a negative direction. Using the ring pump in
FIG. 2 as an example, in order for the voltage boosting stage of each FWPump (200, 205, 210) to increase voltage in a negative direction, the NEG terminal (252, 258, 264) and the POS terminal (254, 260, 266) of each FWPump (200, 205, 210) are flipped for each FWPump (200, 205, 210). The relative values of the voltages in this case are given by V0>V1>V2>Vring3. Equivalently, to increase voltage in the negative direction, the POS terminals (254, 260, 266) and NEG terminals (252, 258, 264) may remain as they appear inFIG. 2 , but the initial voltage V0 (250) would instead be tied to the third FWPump's POS terminal (266) while the load circuit (280) would be tied to the first FWPump's NEG terminal (252). - The actual operation of the ring pump in
FIG. 2 will become clear when the ring pump inFIG. 2 is explained in relation toFIGS. 3A and 3B . -
FIG. 3A shows a block diagram that illustrates a possible implementation of the FWPump (100) element shown inFIG. 1 , according to an embodiment of the present disclosure. Terminals IN (105), OUT (110), NEG (115), and POS (120) shown inFIG. 3A refer to the same terminals (105, 110, 115, 120) as those shown inFIG. 1 . Similarly, voltages VIN (125), VOUT (130), VNEG (140), and VPOS (145) shown inFIG. 3A refer to the same voltages (125, 130, 140, 145) as those shown inFIG. 1 . Consequently, the same reference numerals are used to refer to the terminals (105, 110, 115, 120) and the voltages (125, 130, 140, 145) in both figures. - The FWPump (100) comprises an inverter stage. Operation of the inverter stage is as follows and is made with reference to
FIG. 3A . The IN terminal (105) of the FWPump (100) takes as its input the output of a previous FWPump's OUT terminal (not shown inFIG. 3A ). The input voltage VIN (125) is sent into a first inverter (305), which inverts the input voltage VIN (125) and sends the resulting output voltage VOUT (130) to a next FWPump (not shown inFIG. 3A ) via the OUT terminal (110). The voltage state of the output voltage VOUT (130) is opposite the voltage state of the input voltage VIN (125). Consequently, the first inverter (305) implements the inverter stage of the individual FWPump (100). - The FWPump (100) further comprises a voltage boosting stage.
FIG. 3A shows possible components used to implement the voltage boosting stage. All components shown inFIG. 3A , including the first inverter (305) used in the inverter stage of the FWPump (100), are used in the voltage boosting stage. Overall operation of the voltage boosting stage is as follows. The NEG terminal (115) of the FWPump (100) takes as its input the output of the previous FWPump's POS terminal (not shown), which is the voltage VNEG (140) shown inFIG. 3A . After the voltage boosting stage of the FWPump (100) is completed, the FWPump (100) will output the voltage VPOS (145) at the POS terminal (120), where |VPOS|>|VNEG|. - With continued reference to
FIG. 3A , general operation with reference to each component in the voltage boosting stage will now follow. The output voltage VOUT (130) of the first inverter (305) is sent into a second inverter (315) serially connected to the first inverter (305). Voltage state of the second inverter's output voltage V2 (318) is the same as voltage state of the original input voltage VIN (125). Similarly, the output voltage VOUT (130) of the first inverter (305) is also sent into a third inverter (320), which results in a third inverter's output voltage V3 (322) with a same voltage state as that of the input voltage VIN (125). The voltage V3 (322) is the input to a fourth inverter (325). The fourth inverter (325) inverts the voltage V3 (322) and outputs a fourth inverter's output voltage V4 (328) with a voltage state opposite that of the voltage V3 (322) and thus a voltage state opposite that of the original input voltage VIN (125). In summary, if the input voltage VIN (125) is arbitrarily set to the high voltage state, then the voltages VIN (125), V2 (318), and V3 (322) are in the high voltage state and the voltages VOUT (130) and V4 (328) are in the low voltage state. - The outputs of the second inverter (315) and the fourth inverter (325) are applied to a first DC blocking capacitor (330) and a second DC blocking capacitor (335), respectively. The DC blocking capacitors (330, 335) are connected to a full-wave bridge rectifier (385). The full-wave bridge rectifier (385) is connected, in turn, to a reservoir capacitor (370). The FWPump's (100) NEG terminal (115) and POS terminal (120) are directly tied to a circuit comprising the full-wave bridge rectifier (385) and the reservoir capacitor (370). Consequently, the voltage boosting stage of each FWPump (100) is a function of voltages involved in the voltage boosting stage due to connection between the inverter stage of each FWPump (100) to the voltage boosting stage of the FWPump (100) via the first and second DC blocking capacitors (330, 335). Operation of the DC blocking capacitors (330, 335), full-wave bridge rectifier (385), and reservoir capacitor (370) will be discussed in relation to
FIG. 3B . - The reservoir capacitor (370) of each FWPump (100) functions as a charge storage device for storing charges generated by the voltage boosting stage of each FWPump (100). It should be noted that although the term “capacitor” is used, the reservoir capacitor (370) need only be any component that has an impedance that is more capacitive than resistive or inductive. In selecting a reservoir capacitor (370), threshold voltage (when using FETs as capacitors) and breakdown voltage are exemplary parameters. A DN FET, as shown in
FIGS. 3A and 3B , is only one possible implementation of the reservoir capacitor (370). - The operation of the ring pump with reference to the three-stage ring pump shown in
FIG. 2 and the embodiment of the FWPump (100) shown inFIG. 3A will now be described. - Consider, as before, that the inverters have a positive oscillator supply voltage VDD=+2 V and a negative oscillator supply voltage VSS=−1 V. The inverters are adapted to have a high voltage state of +2 V and a low voltage state of −1 V. It should be noted that values used for the supply voltages VDD and VSS can differ from example values given in the present disclosure. Depending on the application, the positive supply voltage VDD could be, for instance, 3.3 V or 2.5 V, while the negative supply voltage VSS could be tied to ground.
- Consider a first iteration through the ring pump in
FIG. 2 where the first inverter stage voltage VIS1 (222) is set to an exemplary value of +2 V. As previously mentioned, the resulting second inverter stage voltage VIS2 (226) and third inverter stage voltage VIS3 (232) are −1 V and +2 V, respectively. The third inverter stage voltage VIS3 (232) is inverted by the third FWPump (210), yielding a voltage of −1 V. Since the third FWPump's (210) OUT terminal (236) serially connects to the first FWPump's (200) IN terminal (220), the −1 V is the value of the first inverter stage voltage VIS1 (222). Consequently, in a second iteration through the inverter ring, the resulting inverter stage voltages VIS1 (222), VIS2 (226), and VIS3 (232) are −1 V, +2 V, and −1 V, respectively. - Each inverter stage voltage (222, 226, 232) changes voltage states in the second iteration relative to the corresponding inverter stage voltage (222, 226, 232) in the first iteration. Consequently, each iteration through the inverter stages of each FWPump (200, 205, 210) will reverse voltage state of the inverter stage voltages (222, 226, 232). The values for the inverter stage voltages (222, 226, 232) will not stabilize as a result of there being an odd number of stages.
- As seen in relation to
FIG. 3A , the input voltage VIN (125) for the inverter stage of the FWPump (100) is used to drive the voltage boosting stage. The voltage V2 (318) is applied to the first capacitor (330). The voltage V4 (322), which is in an opposite voltage state relative to the voltage V2 (318), is applied to the second capacitor (335). - The input voltage VIN (125) is set to the voltage VIS1 (222 in
FIG. 2 ). The voltage VIS1 (222 inFIG. 2 ) reverses voltage state with each iteration through the inverter ring. Consequently, the voltages V2 (318), V3 (322), and V4 (328) also reverse voltage states with each iteration. The reversing of the voltage state for voltages V2 (318) and V4 (328) creates the equivalent of an AC signal at the first capacitor (330) and the second capacitor (335), respectively. A first capacitor voltage output VP (332) is the output of the first capacitor (330). A second capacitor voltage output VPb (338) is the output of the second capacitor (335). - Both the first capacitor (330) and the second capacitor (335) are connected to the full-wave bridge rectifier (385) and thus both voltages VP (332) and VPb (338) are applied to the full-wave bridge rectifier (385). In a first state, the voltage VP (332) is larger than the voltage VPb (338). In a second state, the voltage VPb (338) is larger than the voltage VP (332). It will be shown in relation to
FIG. 3B that in both the first state and the second state, the full-wave bridge rectifier (385) will charge up the reservoir capacitor (370). Since the inverter ring of the ring pump prevents the input voltage VIN (125) at the IN terminal (105) of each FWPump (100) from stabilizing, each iteration through the inverter ring will serve to charge up the reservoir capacitor (370). - The reservoir capacitor (370) functions as follows in relation to voltage boosting. The FWPump (100) has the voltage VNEG (140) applied to its NEG terminal (115), where the voltage VNEG (140) is an output voltage of the voltage boosting stage of the previous FWPump (not shown). The voltages VP (332) and VPb (338) applied to the full-wave bridge rectifier (385) will charge up the reservoir capacitor (370) of the FWPump (100). The voltage VNEG (140) is applied to both the full-wave bridge rectifier (385) and the reservoir capacitor (370). The value of the output voltage VPOS (145) of the FWPump (100) is the sum of the input voltage VNEG (140) and a voltage value that quantifies charge stored by the reservoir capacitor (370). Consequently, after the voltage boosting stage of the FWPump (100), the output voltage VPOS (145) of the FWPump (100) is greater in magnitude than the input voltage VNEG (140) of the FWPump (100).
- With continued reference to
FIG. 3A , it should be noted that all components of the individual FWPump (100) to the right of the first inverter (305) aid in buffering the OUT terminal (110) from these other components. Buffering refers to isolation (reduction in coupling) between AC loads and AC signals. Specifically, the inverters (315, 320, 325) buffer the VOUT (130), which oscillates between the supply voltages VDD and VSS, from loading as well as from variability in power delivery from the supply voltages VDD and VSS. This buffering allows the inverter ring to run at a high and constant speed, without regard to the other activities, specifically the activities of the voltage boosting stage, occurring within the individual FWPump (100). Specifically, without buffering, oscillation frequency of the inverter ring fluctuates due to coupling between the inverter stage and the voltage boosting stage, and fluctuation of the oscillation frequency reduces speed of the inverter ring and voltage output of each FWPump (100) in a ring pump. - The first and second DC blocking capacitors (330, 335) provide DC isolation by preventing DC current from leaking back from the reservoir capacitor (370) to the first and second DC blocking capacitors (330, 335). Specifically, the first and second DC blocking capacitors (330, 335) provide the isolation between the inverter ring, which is associated with lower voltages, and activities of the voltage boosting stage, which can be associated with higher voltages, by preventing DC coupling between the various inverters (305, 315, 320, 325), shown to the left of the capacitors (330, 335), and the full-wave bridge rectifier (385) and the reservoir capacitor (370), shown to the right of the capacitors (330, 335). Consequently, output power of the ring pump would be drawn from the NEG terminal (115) and the POS terminal (120) of each FWPump (100) and little (if any) power would be drawn from the inverters (305, 315, 320, 325) in the inverter stage. Without DC isolation between the inverter and voltage boosting stages, the full-wave bridge rectifier (385) may draw current from the OUT terminal (110), which can affect voltage multiplication obtained through stacking of the voltage boosting stages.
-
FIG. 3B shows a circuit schematic that illustrates circuit components that may be used to implement each of the blocks in the block diagram onFIG. 3A . The details in the circuit schematic and circuit components are specific to a particular semiconductor process utilized in the present disclosure, but the skilled person can adjust details to fit different semiconductor parameters. - The exemplary process of
FIG. 3B includes the following FET types, from which a majority of circuit components are fabricated. By way of example, N-channel FETs include: regular N (“RN”) FETs that have a nominal threshold voltage of 450 mV, high doping N (“HN”) FETs that have a nominal threshold voltage of 700 mV, and depletion mode N (“DN”) FETs that have a threshold voltage below 0 V. Corresponding P-channel FETs include regular P FETs (“RP”) that have a nominal threshold voltage of −400 mV and high doping FETs (“HP”) that have a nominal threshold voltage of −600 mV. In another embodiment of the present disclosure, HN, RN, HP, and RP FETs may have nominal threshold voltages of 800 mV, 300 mV, −800 mV, and −300 mV, respectively. Other FETs, such as an intrinsic N-channel (“IN”) FET can be utilized. The IN FET may have a threshold voltage of approximately 0 V. Additional parameters in selecting a particular FET as the charge storage device include, by way of example and not of limitation, series resistance and density of capacitance of the particular FET. - In the embodiment shown in
FIG. 3B , the first inverter (305), the second inverter (315), the third inverter (320), and the fourth inverter (325) are all implemented using HP FETs and HN FETs. The full-wave bridge rectifier (385) is implemented using RP FETs and RN FETs. It should be noted, however, that the full-wave bridge rectifier (385) can also be implemented using diodes as well as various other devices, identifiable by the skilled person in the art, capable of rectifying action. The reservoir capacitor (370) is implemented using a DN FET. Selection of a particular type of N-channel FET and P-channel FET depends primarily on different threshold voltages of each type of FET. Each FET used to implement the inverters (305, 315, 320, 325) is supplied with a positive voltage supply VDD and a negative voltage supply VSS. - It is to be understood that MOS transistors are used as switches in this particular embodiment, as seen in the implementation of the various inverters (305, 315, 320, 325) and the full-wave bridge rectifier (385). An alternative embodiment of the ring pump may utilize, for instance, diodes or diode-connected transistors as switches in an implementation of the full-wave bridge rectifier (385). Similarly, it is to be noted again that DN FETs are used as reservoir capacitors (370) in this embodiment. However, any passive element that has an impedance that is more capacitive than inductive or resistive at the frequency of interest may serve as a capacitor in this disclosure.
- With continued reference to
FIG. 3B , the output of the first capacitor (330) is denoted as node P (340). Node P (340) is connected to the drain of a first PMOS (350) and the drain of a first NMOS (355); node P (340) is also connected to the gate of a second PMOS (360) and the gate of a second NMOS (365). The output of the second capacitor (335) is denoted as node Pb (345). Node Pb (345) is connected to the gate of the first PMOS (350) and the gate of the first NMOS (355); node Pb (345) is also connected to the drain of the second PMOS (360) and the drain of the second NMOS (365). The source of the first PMOS (350) and the source of the second PMOS (360) are connected; both the source of the first PMOS (350) and the source of the second PMOS (360) are tied to the POS terminal (120). The source of the first NMOS (355) and the source of the second NMOS (365) are also connected; both the source of the first NMOS (355) and the source of the second NMOS (365) are tied to the NEG terminal (115). These components and connections are used to implement the embodiment of the full-wave bridge rectifier (385) shown inFIG. 3B . - A simplified description of the operation of the full-wave rectifier circuit (385) is given as follows. Consider a first state when the P node (340) is at a higher voltage than the Pb node (345), the first PMOS (350) and the second NMOS (365) are switched on whereas the first NMOS (355) and the second PMOS (360) are switched off The transistors that are switched on, henceforth referred to as conducting transistors, charge up the reservoir capacitor (370).
- Similarly, consider a second state when the Pb node (345) is at a higher voltage than the P node (340), the first NMOS (355) and the second PMOS (360) are switched on whereas the first PMOS (350) and the second NMOS (365) are switched off The conducting transistors again charge up the reservoir capacitor (370). Consequently, the reservoir capacitor (370) is being charged during the times when the P node (340) is at a higher voltage than the Pb node (345), and vice versa.
- Rectifying nature of the full-wave bridge rectifier (385) produces unidirectional current flow. In other words, charge is delivered in a direction of a load circuit (such as 280 in
FIG. 2 ) regardless of whether the P node (340) has a higher voltage than the Pb node (345), or vice versa. - Output voltage waveforms from the first state and second state are generally designed to be complementary to each other. In several embodiments of the present disclosure, the complementary voltage waveforms result from utilizing same capacitance values for both capacitors (330, 335) and applying the same two voltages VDD and VSS to both capacitors (330, 335), where inputs to the capacitors (330, 335) are different voltage states selected from two voltage states VDD and VSS. Specifically, one capacitor (330, 335) has an applied voltage of VDD when the other capacitor (330, 335) has an applied voltage of VSS, and vice versa. Providing such symmetry in the capacitance and voltage values is one method to reduce noise and promote voltage balance in each FWPump.
- Consequently, according to many embodiments of the present disclosure, the ring pump accumulates or boosts voltage by generating a first oscillating signal to be applied to one capacitor (330, 335) and a second oscillating signal complementary to the first oscillating signal to be applied to the other capacitor (330, 335). As shown for example in
FIGS. 3A and 3B , the second oscillating signal can be generated by inverting the first oscillating signal. The ring pump accumulates or boosts voltage based on the first and second oscillating signals provided to the voltage boosting stages of the FWPumps that form the ring pump. - Voltage across each of the capacitors (330, 335) changes by around the voltage swing |VDD−VSS| between transitions from the high voltage state VDD and the low voltage state VSS. Consider a case where the first capacitor (330) transitions from the high voltage state VDD to the low voltage state VSS while the second capacitor (335) transitions from the low voltage state VSS to the high voltage state VDD. A first charge pulse of amplitude Q=C(VSS−VDD) passes through the first capacitor (330) and a second charge pulse of amplitude Q=C(VDD−VSS) passes through the second capacitor (335), resulting in a first capacitor current IC0 (334) and a second capacitor current IC1 (339), respectively. These charge pulses are sent through the full-wave rectifier bridge (385) and into the reservoir capacitor (370).
- A low ripple voltage arises from application of the full-wave bridge rectifier (385) and the complementary voltage waveforms of the capacitors (330, 335). Since the voltage waveforms are complementary, the first capacitor current IC0 (334) and second capacitor current IC1 (339) are equal in magnitude and opposite in sign. Due to the equal magnitude of the currents (334, 339), no net charge comes from the NEG terminal (115) and the POS terminal (120) regardless of whether the P node (340) has a higher voltage than the Pb node (345), or vice versa. Consequently, the reservoir capacitor (370) of the individual FWPump (100) is charged by the voltage boosting stage of the individual FWPump (100) itself, without taking charge from a previous FWPump (not shown) via the NEG terminal (115) or from a subsequent FWPump (not shown) via the POS terminal (120).
- Additionally, transition of the voltages (from VDD to VSS and vice versa) through the inverter ring spreads charge transfer events over time from the capacitors (330, 335) to the reservoir capacitor (370). For example, with reference to the three-stage ring pump shown in
FIG. 2 , the charge transfer events are due to six charge pulses, where one pulse comes from each of the first and second capacitors (330, 335 inFIGS. 3A and 3B ) of each of the three FWPumps (200, 205, 210). Alternatively, consider a single charge pump that can supply one single charge pulse that is equal in magnitude to the sum of the six charge pulses. The single large charge transfer event yields high amplitude charge impulses which can produce undesirable noise in the ring pump output voltage Vring3 (270) as well as the supply voltages VDD and VSS. By spreading the pulses across three stages (or N stages in the general case) and running the stages at a high frequency, the charge transfer events become overlapped and appear nearly DC, as shown, for instance, in output voltage versus time plots in subsequentFIGS. 8B and 8D . The output voltage of the ring pump quantifies the charge transfer events. - In the present embodiment shown in
FIG. 3B , the DN FET used to implement the reservoir capacitor (370) in the individual FWPump (100) is generally larger in size than the other transistors, henceforth referred to as active devices, used in the implementation of the ring pump. Note that capacitance of the reservoir capacitor (370) allows current flow toward a load circuit (such as 280 inFIG. 2 ). To the contrary, parasitic capacitances cause current flow through various conducting paths, and thus such current is lost to the load circuit (280 inFIG. 2 ). - Parasitic capacitances include parasitic gate-to-drain capacitance Cgd and parasitic gate-to-source capacitance Cgs of the active devices. By making the size of the DN FET used to implement the reservoir capacitor (370) large compared to the active devices, the capacitance of the reservoir capacitor (370) in each individual FWPump (100) is much larger than the parasitic capacitances of the active devices, thus lowering effect of the parasitic capacitances.
- Additionally, it should be noted that the switching action of the active devices is an abrupt process. The abrupt process leads to a rapid charge transfer that gets pushed through the POS terminal (120) of each individual FWPump (100). The larger capacitance of the reservoir capacitor (370) tends to prevent the rapid charge transfers incurred by the switching action of the active devices. By smoothing out these rapid charge transfers, current sent to the load circuit (280 in
FIG. 2 ) is more gradual, which generally leads to higher voltage output. - Furthermore, it should be noted that although an FWPump element (100) comprises an inverter stage and a voltage boosting stage, the first inverter (305) shown in
FIGS. 3A and 3B may be utilized as the inverter stage for one or more FWPump elements. In an embodiment of the present disclosure, use of a single ring phase in the inverter ring, where a single ring phase comprises the various inverters (305, 315, 320, 325) in the inverter stage, to drive multiple DC capacitors (330, 335), full-wave bridge rectifiers (385), and reservoir capacitors (370) of the multiple voltage boosting stages allows for high ring pump output voltage. The high ring pump output voltage results from stacking of the DC capacitors (330, 335), full-wave bridge rectifier (385), and reservoir capacitor (370) of multiple voltage boosting stages that share the same inverter stage. In addition to the high ring pump output voltage, the ring pump may also run at higher frequencies due to effectiveness of filtering and charge delivery. Specifically, pulsed delivery of charge is integrated onto the reservoir capacitor (370) subsequent to filtering provided by the buffering and the DC isolation. This filtering reduces or removes an AC component of power pulses and aids in accumulation of DC energy. - In another embodiment, instead of utilizing a single ring phase to drive multiple voltage boosting stages, a first inverter (305) can be utilized to drive the various inverters (315, 320, 325) in multiple inverter stages as well as the DC capacitors (330, 335), full-wave bridge rectifier (385), and reservoir capacitor (370) of the multiple voltage boosting stages that share the same first inverter (305).
- Voltage multiplication, performed by stacked DC capacitors (330, 335), full-wave bridge rectifiers (385), and reservoir capacitors (370) that share a first inverter (305) or a single ring phase, is a function of number of stacked DC capacitors (330, 335), full-wave bridge rectifiers (385), and reservoir capacitors (370). Current yielded by these stacked components (330, 335, 370, 385) is a function of number of transitions per unit time (frequency) of the ring pump, which is proportional to 1/N where N is the number of stages (to be specifically described in the following example).
- By way of example, consider a seven-stage ring pump, where each stage drives three lineups of DC capacitors (330, 335), full-wave bridge rectifiers (385), and reservoir capacitors (370). In this case, a “stage” of the ring pump comprises the various inverters (305, 315, 320, 325) and the three lineups of DC capacitors (330, 335), full-wave bridge rectifiers (385), and reservoir capacitors (370). Output voltage delivered by this seven-stage ring pump will be nearly equal to output voltage delivered by a twenty-one stage ring pump, where each inverter stage in the twenty-one stage ring pump is associated with one voltage boosting stage. However, output current of the seven-stage ring pump will be nearly three times output current of the twenty-one stage ring pump due to the seven-stage ring pump having an oscillation frequency three times the oscillation frequency of the twenty-one stage ring pump. The seven-stage ring pump of this example generally generates more voltage ripple than the twenty-one stage ring pump as a result of charge delivery pulses being aggregated at three times a per-pulse charge delivery. The per-pulse charge delivery refers to the case where each lineup of DC capacitor pair (330, 335), full-wave bridge rectifier (385), and reservoir capacitor (370) has its own set of inverters (305, 315, 320, 325).
-
FIG. 4 shows another embodiment of a ring pump. In the particular embodiment shown inFIG. 4 , the ring pump comprises twenty-nine individual FWPumps. The components and operation of the individual FWPump were previously described in detail with reference toFIGS. 1 , 2, 3A, and 3B. - Aside from the number of stages in the ring pump, operation of the ring pumps in
FIGS. 2 and 4 is generally the same. The inverter ring for the embodiment inFIG. 4 is as follows. The OUT terminal of a first FWPump (400) is connected to the IN terminal of a second FWPump (405) by a serial connection (410). Similar serial connections are made between the IN terminal and OUT terminal of adjacent FWPumps. To complete the inverter ring of the ring pump, the OUT terminal of a last FWPump (420) is connected to the first FWPump (400) by a serial connection (425). - The voltage boosting stages of the ring pump are as follows. An initial voltage V0 (450) is applied to the NEG terminal of the first FWPump (400). The POS terminal of the first FWPump (400) is connected to the NEG terminal of the second FWPump (405) by a serial connection (415). Similar serial connections are made between the NEG terminal and the POS terminal of adjacent FWPumps. At the last FWPump (420), a ring pump output voltage Vring (430) is applied to a load circuit (460). The load circuit (460) can comprise any combination of components and interconnections between these components and is not part of the ring pump itself. In
FIG. 4 , the load circuit (460) is a simple RC circuit. - A decrease in the ring pump output voltage Vring (430) will result from charge drawn by the load circuit (460). By supplying charge to the load circuit (460), charge stored by a reservoir capacitor (not shown) of the last FWPump (420) decreases. Charge from reservoir capacitors (not shown) of preceding FWPumps flows toward the reservoir capacitor of the last FWPump (420) to charge up the reservoir capacitor of the last FWPump (420). The iterations through the inverter ring will drive the voltage boosting stage of each FWPump such that the pump output voltage Vring (430) increases back toward the voltage at which the output Vring (430) saturates.
- Also, in the embodiment in
FIG. 4 , an external IN FET (435) is placed in parallel to each FWPump. The external IN FET (435) functions as a smoothing capacitor that further lowers the ripple of the voltage VPOS output from the voltage boosting stage of each FWPump. Additional size of the ring pump due to the presence of the external IN FETs (435) is deemed small enough to tolerate the addition. - In general, the output voltage Vring (430) saturates at around Vring≈V0N×(VDD−VSS), where N is the number of stages in the ring pump. For the embodiment shown in
FIG. 4 , the ring pump has N=29 stages. Consider, as before, that V0=0 V, VDD=+2 V, and VSS=−1 V, the output voltage would be Vring≈87 V. An actual measurement of the output voltage Vring (430) would generally be lower due to losses associated with each of the components of the ring pump. Addition of more stages in the ring pump would generally yield higher output ring pump voltage Vring (430). - An output current Iring (465) to the load circuit (460) is given by an equation Iring=Vring/Rload=2foscC0(VDD−VSS), where Rload is an equivalent resistance of the load circuit (460), C0 is a capacitance value of the first and second capacitors (330, 335), and fosc is an oscillation frequency of the inverter ring. As with the output voltage Vring (430), an actual measurement of the output current Iring (465) would generally be lower than that calculated from the equation due to losses associated with each of the components of the ring pump.
- As previously discussed and as observed from the equation, higher capacitances for the first and second capacitors (330, 335) yield higher output voltage Vring (430) and current Iring (465). Additionally, the equation shows a reason that oscillation frequency is generally kept at or near a constant value. Changes in the oscillation frequency fosc, which relates to changes in time between transition from a high voltage state to a low voltage state (or vice versa), causes changes in the output voltage Vring (430) and current Iring (465). Additionally, changes in the oscillation frequency fosc causes changes in output voltage noise and power consumption of the ring pump, which lowers the output voltage Vring (430) and current Iring (465) of the ring pump. Voltage per stage, given by |VDD−VSS|, is generally independent of oscillation frequency. However, should cycle time (equivalently, inverse of the oscillation frequency) approach an RC time constant of the full-wave rectifier bridge (385) and the reservoir capacitor (370) (shown in
FIGS. 3A and 3B ), not all charge Q=C|VDD−VSS| would have transferred from the first and second capacitors (330, 335) to the full-wave rectifier bridge (385) and the reservoir capacitor (370) prior to reversal of voltage states. -
FIG. 5 shows a top view of a circuit layout of an individual FWPump.FIG. 5 shows the various components shown inFIGS. 3A and 3B . Circuitry (500) on the left side ofFIG. 5 contains the various inverters (305, 315, 320, 325) shown inFIGS. 3A and 3B . Using the same reference numerals as inFIGS. 3A and 3B for equivalent component components,FIG. 5 also shows the first and second capacitors (330, 335), the full-wave bridge rectifier (385), and the reservoir capacitor (370). The layout of the individual FWPump, as shown inFIG. 5 , is used to implement each FWPump in the ring pump shown inFIG. 4 . Voltage waveforms obtained from this ring pump, which include effects of parasitic elements, are shown inFIGS. 8C and 8D . -
FIG. 6 shows input voltage for the inverter stage of the first FWPump (400) and the last FWPump (420) of the ring pump shown inFIG. 4 . Specifically, a top voltage waveform (600) and a bottom voltage waveform (605) show the input voltages for the inverter stage of the first FWPump (400) and the last FWPump (420), respectively. As discussed earlier with reference to any one ofFIGS. 1 , 2, 3A, and 3B, the input voltage for the inverter stage of each FWPump is denoted by VIN (125 inFIG. 1 ) and applied to the IN terminal (105 inFIG. 1 ) of each FWPump. - With reference back to
FIG. 6 , the input voltage for the inverter stage of each FWPump in the ring pump ofFIG. 4 oscillates between a positive oscillator supply of VDD=+2.5 V and a negative oscillator supply VSS=0 V. In other words, the inverter stage of each FWpump is either in a high voltage state of +2.5 V or in a low voltage state of 0 V. As typical of a ring oscillator, at any given time instant, the first FWPump (400 inFIG. 4 ) and the last FWPump (420 inFIG. 4 ) are in opposite voltage states. For instance, at an arbitrary time instant A (610), the first FWpump (400 inFIG. 4 ) is transitioning from around 0 V to around +2.5 V while the last FWPump (420 inFIG. 4 ) is transitioning from around +2.5 V to around 0 V. Consequently, at a time instant a few nanoseconds after time instant A (610), the first FWPump (400 inFIG. 4 ) is at the high voltage state +2.5 V while the last FWPump (420 inFIG. 4 ) is at thelow voltage state 0 V. For the waveforms (600, 605) shown inFIG. 6 , oscillation frequency of the ring pump is around 75 MHz. - As seen in both voltage waveforms (600, 605), the high voltage state, low voltage state, and oscillation frequency stay substantially constant over time. As previously discussed, the first and second capacitors (330, 335), as shown in
FIGS. 3A and 3B , contribute to the voltage states and oscillation frequency staying substantially constant over time by preventing coupling between voltages present in the voltage boosting stage of each FWPump and voltages present in the inverter stage of each FWPump. -
FIG. 7 shows the output voltage Vring (430) of the ring pump ofFIG. 4 as a function of time under different load circuits (460) and different capacitance values for the first and second DC blocking capacitors (330, 335 inFIGS. 3A and 3B ). The load circuit (460) shown inFIG. 4 and the input voltages shown inFIG. 6 are used to generate the output voltages. For the results shown inFIG. 7 , the initial voltage V0 (450) is set to +2.5 V. - A top curve (700) shows that without the load circuit (460) and with first and second capacitors (330, 335 in
FIGS. 3A and 3B ) of values C0=C1=200 fF in each FWPump, the ring pump embodiment shown inFIG. 4 has a ring output voltage Vring (430) that saturates at about 65 V. A middle curve (705) shows that with a 10 MΩ resistor as part of the load circuit (460) and first and second capacitors (330, 335 inFIGS. 3A and 3B ) of values C0=C1=200 fF in each FWPump, the voltage Vring (430) saturates at around 60 V. Finally, a bottom curve (710) shows that with decreased capacitances for the first and second capacitors (330, 335) of C0=C1=84 fF in each FWPump, the voltage Vring (430) saturates at below 50 V. - From the middle and bottom curves (705, 710), it is observed that higher capacitance values for the first and second capacitors (330, 335 in
FIGS. 3A and 3B ) yield higher values for the output voltage Vring (430 inFIG. 4 ). As discussed earlier, DC blocking due to the first and second capacitors (330, 335 inFIGS. 3A and 3B ) prevents coupling (improves isolation) between the inverter stage and the voltage boosting stage of each FWPump. Better prevention of coupling occurs with higher capacitance values for the first and second capacitors (330, 335 inFIGS. 3A and 3B ). Such prevention of coupling aids in keeping oscillation frequency and voltage states (VDD and VSS) of the inverters nearly constant over time, which yields higher values for the output voltage Vring (430 inFIG. 4 ) of the ring pump. -
FIG. 8A shows voltage at the P node (340) and voltage at the Pb node (345), both nodes (340, 345) referred to inFIG. 3B , as a function of time for the embodiment depicted inFIG. 4 . Specifically,FIG. 8A shows the voltages of the P node (340) and the Pb node (345) of the last FWPump (420) shown inFIG. 4 .FIG. 8B shows the output voltage of the ring pump as a function of time. The ring pump output voltage Vring (430) saturates at about 65 V. - An FWPump element shown in the layout in
FIG. 5 is used to implement the ring pump inFIG. 4 . Voltages at the P node (340 inFIG. 3B ) and Pb node (345 inFIG. 3B ) are shown inFIGS. 8C and 8D . Parasitic elements such as parasitic gate-to-drain capacitance Cgd and parasitic gate-to-source capacitance Cgs of the active devices are taken into effect in the voltages.FIG. 8C shows the voltage at the P node (340 inFIG. 3B ) and Pb node (345 inFIG. 3B ) of the last FWPump (420) shown inFIG. 4 that includes the parasitic effects.FIG. 8D shows the ring pump output voltage Vring (430) of the ring pump ofFIG. 4 as a function of time. By including the parasitic effects, the ring pump output voltage Vring (430) saturates at a lower voltage of about 44 V. - As shown in
FIGS. 8A and 8C , voltage level of the nodes P and Pb (340, 345 inFIG. 3B ) is at a pedestal voltage given by the reservoir capacitor (370 inFIGS. 3A and 3B ) of the last FWPump (420 inFIG. 4 ). In general, the first and second capacitors (330, 335 inFIGS. 3A and 3B ), which function as DC capacitors, prevent coupling of the pedestal voltage with the inverters (305, 315, 320, 325 inFIGS. 3A and 3B ) of any arbitrary FWPump. Consequently, as previously discussed, the first and second capacitors (330, 335 inFIGS. 3A and 3B ) allow for the inverter stage of the FWPump to operate separately from the voltage boosting stage of the FWPump. -
FIG. 9 shows a test chip that comprises an assortment of different embodiments of ring pumps. The different embodiments of the ring pump vary in number of stages in the ring pump and components used to implement the full-wave rectifier circuit. A 12 V positive pump (3) and a 12 V negative pump (4) comprised a fewer number of stages than the twenty-nine stages shown inFIG. 4 . A 50 V HS pump (5), 50 V RS pump (6), and 50 V IS pump (7) are each twenty-nine stage ring pumps, where each pump (5, 6, 7) utilizes different types of MOS transistors to implement the full-wave bridge rectifier. Specifically, the HS pump (5) comprised HP and HN MOS transistors, RS pump (6) comprised RP and RN MOS transistors, and IS pump (7) comprised IP and IN MOS transistors. Note that ‘S’ in each of “HS”, “RS”, and “IS” refers to “synchronous” since each of the full-wave bridge rectifiers in these embodiments (5, 6, 7) are synchronous rectifiers. A 50 V I plain pump (8) used diode-connected IN-type MOS transistors and a 50 V PG plain pump (9) used diodes instead of MOS transistors to implement the full-wave bridge rectifier. - It should be noted that metal-metal-metal-poly (MMMP) plate (1) and MMMP edge (2) are test structures for high voltage plate capacitors included as part of the test chip along with the different embodiments of the ring pump.
-
FIG. 10 shows output voltages of the various ring pumps inFIG. 9 as a function of time. Reference numerals used inFIG. 10 correspond with those used inFIG. 9 . For instance, the 12 V positive pump (3) inFIG. 9 has an output voltage given by an MPOS curve (3 a). The other ring pumps (4, 5, 6, 7, 8, 9) also have corresponding output voltages (4 a, 5 a, 6 a, 7 a, 8 a, 9 a). An enable signal is utilized for testing purposes, where the enable signal can be used to select only one of the various ring pumps (4, 5, 6, 7, 8, 9) at a time for testing. -
FIG. 11 shows a test chip that implements a ring pump similar to the ring pump inFIG. 4 . Specifically, the test chip shows a twenty-nine stage ring pump including twenty-eight FWPumps and one inverter (1130). The ring pump inFIG. 11 shows individual FWPump elements. In particular, a first FWPump element (1100), a last FWPump element (1105), and the inverter (1130) are identified. Operation of a cycle of an inverter ring in the ring pump begins at the inverter (1130) and circles back to the inverter (1130) via the last FWPump element (1105) on a right side of the test chip. - With reference to
FIGS. 3A and 3B , the individual FWPump element (1100 inFIG. 11 ) comprises multiple inverters (305, 315, 320, 325), a first and second DC blocking capacitors (330, 335), a full-wave bridge rectifier (385), and a reservoir capacitor (370). The test chip inFIG. 11 shows the ring pump as well as the FWPump elements that form the ring pump. Specifically, a first and second column (1110) contain inverters (305, 315, 320, 325 inFIGS. 3A and 3B ), a third and fourth column (1115) contain the first and second DC blocking capacitors (330, 335 inFIGS. 3A and 3B ), a fifth and sixth column (1120) contain the full-wave bridge rectifiers (385 inFIGS. 3A and 3B ), and a seventh and eighth column (1125) contain the reservoir capacitors (370 inFIGS. 3A and 3B ) of each FWpump element. -
FIGS. 12A-12C show graphs of output voltages of different embodiments of the ring pumps as a function of the output current. Specifically,FIGS. 12A , 12B, and 12C show graphs pertaining to data obtained from a 50 V ring pump that comprises a full-wave bridge rectifier implemented using RN MOS transistors, HN MOS transistors, and IN MOS transistors, respectively, under different values for a positive oscillator supply VDD and where VSS=0 V. - Each graph has a vertical line (1200) corresponding to a selected operating current for the 50 V ring pump. Type of MOS transistor and value for the positive oscillator supply VDD can be selected based on required output voltage and/or required output current for a desired application.
- The examples set forth above are provided to give those of ordinary skill in the art a complete disclosure and description of how to make and use the embodiments of the high voltage ring pump of the disclosure, and are not intended to limit the scope of what the inventor regards as his disclosure. Modifications of the above-described modes for carrying out the disclosure may be used by persons of skill in the art, and are intended to be within the scope of the following claims.
- It is to be understood that the disclosure is not limited to particular methods or systems, which can, of course, vary. It is also to be understood that the terminology used herein is for the purpose of describing particular embodiments only, and is not intended to be limiting. As used in this specification and the appended claims, the singular forms “a”, “an”, and “the” include plural referents unless the content clearly dictates otherwise. The term “plurality” includes two or more referents unless the content clearly dictates otherwise. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which the disclosure pertains.
- A number of embodiments of the disclosure have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the present disclosure. Accordingly, other embodiments are within the scope of the following claims.
Claims (23)
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/105,743 US8686787B2 (en) | 2011-05-11 | 2011-05-11 | High voltage ring pump with inverter stages and voltage boosting stages |
US13/933,006 US9264053B2 (en) | 2011-01-18 | 2013-07-01 | Variable frequency charge pump |
US13/932,996 US9413362B2 (en) | 2011-01-18 | 2013-07-01 | Differential charge pump |
US14/230,945 US9354654B2 (en) | 2011-05-11 | 2014-03-31 | High voltage ring pump with inverter stages and voltage boosting stages |
US14/991,577 US9685963B2 (en) | 2011-01-18 | 2016-01-08 | Variable frequency charge pump |
US15/179,416 US9768683B2 (en) | 2011-01-18 | 2016-06-10 | Differential charge pump |
US15/382,483 US9793795B2 (en) | 2011-01-18 | 2016-12-16 | Variable frequency charge pump |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/105,743 US8686787B2 (en) | 2011-05-11 | 2011-05-11 | High voltage ring pump with inverter stages and voltage boosting stages |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/230,945 Division US9354654B2 (en) | 2011-05-11 | 2014-03-31 | High voltage ring pump with inverter stages and voltage boosting stages |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120286854A1 true US20120286854A1 (en) | 2012-11-15 |
US8686787B2 US8686787B2 (en) | 2014-04-01 |
Family
ID=47141491
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/105,743 Expired - Fee Related US8686787B2 (en) | 2011-01-18 | 2011-05-11 | High voltage ring pump with inverter stages and voltage boosting stages |
US14/230,945 Active US9354654B2 (en) | 2011-05-11 | 2014-03-31 | High voltage ring pump with inverter stages and voltage boosting stages |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/230,945 Active US9354654B2 (en) | 2011-05-11 | 2014-03-31 | High voltage ring pump with inverter stages and voltage boosting stages |
Country Status (1)
Country | Link |
---|---|
US (2) | US8686787B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8994452B2 (en) | 2008-07-18 | 2015-03-31 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
US9190902B2 (en) | 2003-09-08 | 2015-11-17 | Peregrine Semiconductor Corporation | Low noise charge pump method and apparatus |
US9264053B2 (en) | 2011-01-18 | 2016-02-16 | Peregrine Semiconductor Corporation | Variable frequency charge pump |
US9354654B2 (en) | 2011-05-11 | 2016-05-31 | Peregrine Semiconductor Corporation | High voltage ring pump with inverter stages and voltage boosting stages |
US9660590B2 (en) | 2008-07-18 | 2017-05-23 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
CN113992003A (en) * | 2021-09-24 | 2022-01-28 | 南京矽力微电子技术有限公司 | Power conversion module and power converter |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8816659B2 (en) | 2010-08-06 | 2014-08-26 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
US9030248B2 (en) | 2008-07-18 | 2015-05-12 | Peregrine Semiconductor Corporation | Level shifter with output spike reduction |
US10319854B1 (en) | 2017-12-05 | 2019-06-11 | Psemi Corporation | High voltage switching device |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5180928A (en) * | 1991-09-30 | 1993-01-19 | Samsung Electronics Co., Ltd. | Constant voltage generation of semiconductor device |
US5216588A (en) * | 1992-02-14 | 1993-06-01 | Catalyst Semiconductor, Inc. | Charge pump with high output current |
US5394372A (en) * | 1992-05-19 | 1995-02-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device having charge-pump system with improved oscillation means |
US5969988A (en) * | 1993-08-17 | 1999-10-19 | Kabushiki Kaisha Toshiba | Voltage multiplier circuit and nonvolatile semiconductor memory device having voltage multiplier |
US6794927B2 (en) * | 2002-09-06 | 2004-09-21 | Atmel Corporation | Modular charge pump architecture |
US20070069801A1 (en) * | 2005-05-20 | 2007-03-29 | Stmicroelectronics S.R.L. | Charge-pump type, voltage-boosting device with reduced ripple, in particular for non-volatile flash memories |
US7560977B2 (en) * | 2006-07-28 | 2009-07-14 | Oki Semiconductor Co., Ltd. | Step-up booster circuit |
US8072258B2 (en) * | 2009-09-15 | 2011-12-06 | Panasonic Corporation | Booster circuit |
Family Cites Families (231)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3470443A (en) | 1967-12-07 | 1969-09-30 | Nasa | Positive dc to negative dc converter |
US3878450A (en) | 1970-04-29 | 1975-04-15 | Greatbatch W Ltd | Controlled voltage multiplier providing pulse output |
US3646361A (en) | 1970-10-16 | 1972-02-29 | Hughes Aircraft Co | High-speed sample and hold signal level comparator |
US3731112A (en) | 1971-12-15 | 1973-05-01 | A Smith | Regulated power supply with diode capacitor matrix |
US3943428A (en) | 1973-11-23 | 1976-03-09 | General Electric Company | DC to DC Voltage converter |
US3942047A (en) | 1974-06-03 | 1976-03-02 | Motorola, Inc. | MOS DC Voltage booster circuit |
US3955353A (en) | 1974-07-10 | 1976-05-11 | Optel Corporation | Direct current power converters employing digital techniques used in electronic timekeeping apparatus |
US3975671A (en) | 1975-02-24 | 1976-08-17 | Intel Corporation | Capacitive voltage converter employing CMOS switches |
CH1057575A4 (en) | 1975-08-14 | 1977-03-15 | ||
JPS5855685B2 (en) | 1975-09-03 | 1983-12-10 | 株式会社日立製作所 | Zoufuku Cairo |
IT1073440B (en) | 1975-09-22 | 1985-04-17 | Seiko Instr & Electronics | VOLTAGE LIFT CIRCUIT MADE IN MOS-FET |
US3995228A (en) | 1975-09-26 | 1976-11-30 | Threshold Corporation | Active bias circuit for operating push-pull amplifiers in class A mode |
US4047091A (en) | 1976-07-21 | 1977-09-06 | National Semiconductor Corporation | Capacitive voltage multiplier |
US4106086A (en) | 1976-12-29 | 1978-08-08 | Rca Corporation | Voltage multiplier circuit |
JPS5393350A (en) | 1977-01-27 | 1978-08-16 | Canon Inc | Booster circuit |
US4158182A (en) | 1978-07-31 | 1979-06-12 | Harris Corporation | Low noise oscillator circuit |
JPS6033314B2 (en) | 1979-11-22 | 1985-08-02 | 富士通株式会社 | Substrate bias voltage generation circuit |
JPS5694654A (en) | 1979-12-27 | 1981-07-31 | Toshiba Corp | Generating circuit for substrate bias voltage |
US4344050A (en) | 1980-09-22 | 1982-08-10 | American Microsystems, Inc. | Dual channel digitally switched capacitor filter |
US4321661A (en) | 1980-12-23 | 1982-03-23 | Gte Laboratories Incorporated | Apparatus for charging a capacitor |
US4739191A (en) | 1981-04-27 | 1988-04-19 | Signetics Corporation | Depletion-mode FET for the regulation of the on-chip generated substrate bias voltage |
US4374357A (en) | 1981-07-27 | 1983-02-15 | Motorola, Inc. | Switched capacitor precision current source |
US4460952A (en) | 1982-05-13 | 1984-07-17 | Texas Instruments Incorporated | Electronic rectifier/multiplier/level shifter |
US4485433A (en) | 1982-12-22 | 1984-11-27 | Ncr Corporation | Integrated circuit dual polarity high voltage multiplier for extended operating temperature range |
EP0126788B1 (en) | 1983-05-27 | 1987-06-03 | Deutsche ITT Industries GmbH | Mos push-pull bootstrap driver |
JPS6066504A (en) | 1983-09-22 | 1985-04-16 | Oki Electric Ind Co Ltd | Bias generating circuit |
US4575644A (en) | 1983-12-02 | 1986-03-11 | Burroughs Corporation | Circuit for prevention of the metastable state in flip-flops |
JPS6148197A (en) | 1984-08-13 | 1986-03-08 | Fujitsu Ltd | Charge-up circuit |
US4621315A (en) | 1985-09-03 | 1986-11-04 | Motorola, Inc. | Recirculating MOS charge pump |
US4897774A (en) | 1985-10-01 | 1990-01-30 | Maxim Integrated Products | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4777577A (en) | 1985-10-01 | 1988-10-11 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4679134A (en) | 1985-10-01 | 1987-07-07 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
JPS62158419A (en) | 1985-12-28 | 1987-07-14 | 阿部 寿人 | Transplanter |
US4769784A (en) | 1986-08-19 | 1988-09-06 | Advanced Micro Devices, Inc. | Capacitor-plate bias generator for CMOS DRAM memories |
US4736169A (en) | 1986-09-29 | 1988-04-05 | Hughes Aircraft Company | Voltage controlled oscillator with frequency sensitivity control |
US4752699A (en) | 1986-12-19 | 1988-06-21 | International Business Machines Corp. | On chip multiple voltage generation using a charge pump and plural feedback sense circuits |
US4918336A (en) | 1987-05-19 | 1990-04-17 | Gazelle Microcircuits, Inc. | Capacitor coupled push pull logic circuit |
JPS63290159A (en) | 1987-05-20 | 1988-11-28 | Matsushita Electric Ind Co Ltd | Booster circuit |
US4847519A (en) | 1987-10-14 | 1989-07-11 | Vtc Incorporated | Integrated, high speed, zero hold current and delay compensated charge pump |
GB2214017A (en) | 1987-12-22 | 1989-08-23 | Philips Electronic Associated | Ring oscillator |
JPH01254014A (en) | 1988-04-04 | 1989-10-11 | Toshiba Corp | Power amplifier |
JPH077912B2 (en) | 1988-09-13 | 1995-01-30 | 株式会社東芝 | Boost circuit |
JPH02215154A (en) | 1989-02-16 | 1990-08-28 | Toshiba Corp | Voltage control circuit |
US5105164A (en) | 1989-02-28 | 1992-04-14 | At&T Bell Laboratories | High efficiency uhf linear power amplifier |
JP2879763B2 (en) | 1989-06-27 | 1999-04-05 | ソニー株式会社 | PLL charge pump circuit |
US5036229A (en) | 1989-07-18 | 1991-07-30 | Gazelle Microcircuits, Inc. | Low ripple bias voltage generator |
JPH0383371A (en) * | 1989-08-28 | 1991-04-09 | Mitsubishi Electric Corp | Booster for nonvolatile semiconductor memory |
US5032799A (en) | 1989-10-04 | 1991-07-16 | Westinghouse Electric Corp. | Multistage cascode radio frequency amplifier |
JPH03198248A (en) | 1989-12-25 | 1991-08-29 | Mitsubishi Electric Corp | Magnetic recording and reproducing device |
US5038325A (en) | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
US5023465A (en) | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
JP3147395B2 (en) | 1990-05-07 | 2001-03-19 | セイコーエプソン株式会社 | Integrated circuits and electronic equipment |
US5075572A (en) | 1990-05-18 | 1991-12-24 | Texas Instruments Incorporated | Detector and integrated circuit device including charge pump circuits for high load conditions |
KR930008876B1 (en) | 1990-08-17 | 1993-09-16 | 현대전자산업 주식회사 | High voltage generating circuit of semicondcutor device |
US5081371A (en) | 1990-11-07 | 1992-01-14 | U.S. Philips Corp. | Integrated charge pump circuit with back bias voltage reduction |
JPH0732335B2 (en) | 1990-11-16 | 1995-04-10 | 日本電信電話株式会社 | High frequency amplifier |
US5111375A (en) | 1990-12-20 | 1992-05-05 | Texas Instruments Incorporated | Charge pump |
US5061907A (en) | 1991-01-17 | 1991-10-29 | National Semiconductor Corporation | High frequency CMOS VCO with gain constant and duty cycle compensation |
US5124571A (en) | 1991-03-29 | 1992-06-23 | International Business Machines Corporation | Data processing system having four phase clocks generated separately on each processor chip |
JPH04334105A (en) | 1991-05-08 | 1992-11-20 | Sharp Corp | Current source circuit |
US5126590A (en) | 1991-06-17 | 1992-06-30 | Micron Technology, Inc. | High efficiency charge pump |
US5212456A (en) | 1991-09-03 | 1993-05-18 | Allegro Microsystems, Inc. | Wide-dynamic-range amplifier with a charge-pump load and energizing circuit |
US5392186A (en) | 1992-10-19 | 1995-02-21 | Intel Corporation | Providing various electrical protections to a CMOS integrated circuit |
JPH05111241A (en) | 1991-10-18 | 1993-04-30 | Fujitsu Ltd | Dc/dc converter |
US5392205A (en) | 1991-11-07 | 1995-02-21 | Motorola, Inc. | Regulated charge pump and method therefor |
JPH05347519A (en) | 1991-12-31 | 1993-12-27 | Texas Instr Inc <Ti> | Operational amplifier |
NL9200056A (en) | 1992-01-14 | 1993-08-02 | Sierra Semiconductor Bv | HIGH VOLTAGE GENERATOR WITH OUTPUT CURRENT CONTROL. |
NL9200057A (en) | 1992-01-14 | 1993-08-02 | Sierra Semiconductor Bv | FEEDBACK NETWORK FOR CMOS HIGH VOLTAGE GENERATOR FOR PROGRAMMING (E) EPROM MEMORY CELLS. |
US5208557A (en) | 1992-02-18 | 1993-05-04 | Texas Instruments Incorporated | Multiple frequency ring oscillator |
US5182529A (en) | 1992-03-06 | 1993-01-26 | Micron Technology, Inc. | Zero crossing-current ring oscillator for substrate charge pump |
US5306954A (en) | 1992-06-04 | 1994-04-26 | Sipex Corporation | Charge pump with symmetrical +V and -V outputs |
FR2696598B1 (en) | 1992-10-01 | 1994-11-04 | Sgs Thomson Microelectronics | Charge pump type voltage booster circuit with bootstrap oscillator. |
JPH06195971A (en) | 1992-10-29 | 1994-07-15 | Mitsubishi Electric Corp | Substrate potential generating circuit |
JPH06152334A (en) | 1992-11-06 | 1994-05-31 | Mitsubishi Electric Corp | Ring oscillator and constant voltage generating circuit |
FR2702317A1 (en) | 1993-03-03 | 1994-09-09 | Philips Composants | Low consumption, low noise charge pump circuit and frequency synthesizer equipped with such a circuit. |
GB9308944D0 (en) | 1993-04-30 | 1993-06-16 | Inmos Ltd | Ring oscillator |
US5446367A (en) | 1993-05-25 | 1995-08-29 | Micron Semiconductor, Inc. | Reducing current supplied to an integrated circuit |
KR0132641B1 (en) | 1993-05-25 | 1998-04-16 | 세끼모또 타다히로 | Substrate circuit |
JPH07141865A (en) | 1993-06-28 | 1995-06-02 | Mitsubishi Electric Corp | Oscillation circuit and semiconductor memory |
JPH0721790A (en) | 1993-07-05 | 1995-01-24 | Mitsubishi Electric Corp | Semiconductor integrated circuit |
JPH0774596A (en) | 1993-08-31 | 1995-03-17 | Mitsubishi Electric Corp | Ring oscillator |
US5442586A (en) | 1993-09-10 | 1995-08-15 | Intel Corporation | Method and apparatus for controlling the output current provided by a charge pump circuit |
US5422586A (en) | 1993-09-10 | 1995-06-06 | Intel Corporation | Apparatus for a two phase bootstrap charge pump |
US5493249A (en) | 1993-12-06 | 1996-02-20 | Micron Technology, Inc. | System powered with inter-coupled charge pumps |
JP3417630B2 (en) | 1993-12-17 | 2003-06-16 | 株式会社日立製作所 | Semiconductor integrated circuit device, flash memory and nonvolatile storage device |
US5452473A (en) | 1994-02-28 | 1995-09-19 | Qualcomm Incorporated | Reverse link, transmit power correction and limitation in a radiotelephone system |
US5475335A (en) | 1994-04-01 | 1995-12-12 | National Semiconductor Corporation | High voltage cascaded charge pump |
JP3705842B2 (en) | 1994-08-04 | 2005-10-12 | 株式会社ルネサステクノロジ | Semiconductor device |
US5677649A (en) | 1994-08-17 | 1997-10-14 | Micron Technology, Inc. | Frequency-variable oscillator controlled high efficiency charge pump |
US5483195A (en) | 1994-10-20 | 1996-01-09 | Northern Telecom Limited | Second generation low noise microwave voltage controlled oscillator |
JPH08148949A (en) | 1994-11-18 | 1996-06-07 | Fujitsu Ltd | High frequency amplifier |
CN1134693C (en) | 1995-01-11 | 2004-01-14 | 精工爱普生株式会社 | Power source circuit, liquid crystal display, and electronic device |
US5528245A (en) | 1995-02-10 | 1996-06-18 | Applied Concepts, Inc. | Police traffic radar using double balanced mixer for even order harmonic suppression |
US5670907A (en) | 1995-03-14 | 1997-09-23 | Lattice Semiconductor Corporation | VBB reference for pumped substrates |
US5672992A (en) | 1995-04-11 | 1997-09-30 | International Rectifier Corporation | Charge pump circuit for high side switch |
US5889428A (en) | 1995-06-06 | 1999-03-30 | Ramtron International Corporation | Low loss, regulated charge pump with integrated ferroelectric capacitors |
US5694308A (en) | 1995-07-03 | 1997-12-02 | Motorola, Inc. | Method and apparatus for regulated low voltage charge pump |
US5519360A (en) | 1995-07-24 | 1996-05-21 | Micron Technology, Inc. | Ring oscillator enable circuit with immediate shutdown |
US5689213A (en) | 1995-08-23 | 1997-11-18 | Micron Technology, Inc. | Post-fabrication programmable integrated circuit ring oscillator |
JP3568644B2 (en) | 1995-09-01 | 2004-09-22 | シャープ株式会社 | Liquid crystal display device and driving method thereof |
US5698877A (en) | 1995-10-31 | 1997-12-16 | Gonzalez; Fernando | Charge-pumping to increase electron collection efficiency |
US5793246A (en) | 1995-11-08 | 1998-08-11 | Altera Corporation | High voltage pump scheme incorporating an overlapping clock |
JPH09161472A (en) | 1995-12-13 | 1997-06-20 | Hitachi Ltd | Memory control method |
US5892400A (en) | 1995-12-15 | 1999-04-06 | Anadigics, Inc. | Amplifier using a single polarity power supply and including depletion mode FET and negative voltage generator |
US5677650A (en) | 1995-12-19 | 1997-10-14 | Pmc-Sierra, Inc. | Ring oscillator having a substantially sinusoidal signal |
US5734291A (en) | 1996-03-11 | 1998-03-31 | Telcom Semiconductor, Inc. | Power saving technique for battery powered devices |
JP3732884B2 (en) | 1996-04-22 | 2006-01-11 | 株式会社ルネサステクノロジ | Internal power supply voltage generation circuit, internal voltage generation circuit, and semiconductor device |
US5818289A (en) | 1996-07-18 | 1998-10-06 | Micron Technology, Inc. | Clocking scheme and charge transfer switch for increasing the efficiency of a charge pump or other circuit |
US5874849A (en) | 1996-07-19 | 1999-02-23 | Texas Instruments Incorporated | Low voltage, high current pump for flash memory |
US6188590B1 (en) | 1996-12-18 | 2001-02-13 | Macronix International Co., Ltd. | Regulator system for charge pump circuits |
JPH10201222A (en) | 1996-12-27 | 1998-07-31 | Fujitsu Ltd | Voltage boosting circuit and semiconductor device using the same |
EP0855788B1 (en) | 1997-01-23 | 2005-06-22 | STMicroelectronics S.r.l. | NMOS negative charge pump |
JP3378457B2 (en) | 1997-02-26 | 2003-02-17 | 株式会社東芝 | Semiconductor device |
US5818766A (en) | 1997-03-05 | 1998-10-06 | Integrated Silicon Solution Inc. | Drain voltage pump circuit for nonvolatile memory device |
US6087968A (en) | 1997-04-16 | 2000-07-11 | U.S. Philips Corporation | Analog to digital converter comprising an asynchronous sigma delta modulator and decimating digital filter |
US6335893B1 (en) | 1997-06-16 | 2002-01-01 | Hitachi, Ltd. | Semiconductor integrated circuit device |
US6122185A (en) | 1997-07-22 | 2000-09-19 | Seiko Instruments R&D Center Inc. | Electronic apparatus |
US6081165A (en) | 1997-07-25 | 2000-06-27 | Texas Instruments Incorporated | Ring oscillator |
KR19990025790A (en) | 1997-09-18 | 1999-04-06 | 이계철 | Multiple Feedback Loop Ring Oscillator and its Delay Cells |
US6359809B1 (en) | 1997-12-10 | 2002-03-19 | Intel Corporation | Oscillator for simultaneously generating multiple clock signals of different frequencies |
JPH11312393A (en) | 1998-02-19 | 1999-11-09 | Sanyo Electric Co Ltd | Writing circuit for semiconductor memory |
JP3384484B2 (en) | 1998-02-25 | 2003-03-10 | シャープ株式会社 | Power supply circuit, display device including power supply circuit, and electronic apparatus including display device |
JPH11260053A (en) | 1998-03-12 | 1999-09-24 | Nec Corp | Step-up circuit of semiconductor memory device |
KR100268887B1 (en) | 1998-06-17 | 2000-10-16 | 김영환 | Charge pump circuit |
JP3280623B2 (en) | 1998-08-11 | 2002-05-13 | 沖電気工業株式会社 | Drive control circuit for charge pump circuit |
JP3487581B2 (en) | 1998-09-22 | 2004-01-19 | シャープ株式会社 | Power supply circuit and display device and electronic equipment using the same |
US6107885A (en) | 1999-01-25 | 2000-08-22 | General Instrument Corporation | Wideband linear GaAsFET ternate cascode amplifier |
US6204723B1 (en) | 1999-04-29 | 2001-03-20 | International Business Machines Corporation | Bias circuit for series connected decoupling capacitors |
US6456152B1 (en) | 1999-05-17 | 2002-09-24 | Hitachi, Ltd. | Charge pump with improved reliability |
US6169444B1 (en) | 1999-07-15 | 2001-01-02 | Maxim Integrated Products, Inc. | Pulse frequency operation of regulated charge pumps |
JP3779845B2 (en) | 1999-08-04 | 2006-05-31 | 株式会社ルネサステクノロジ | Bus system and information processing apparatus |
JP4030238B2 (en) | 1999-10-20 | 2008-01-09 | 株式会社東芝 | Charge pump booster circuit and stabilized voltage generator circuit |
US6429723B1 (en) | 1999-11-18 | 2002-08-06 | Texas Instruments Incorporated | Integrated circuit with charge pump and method |
US6339349B1 (en) | 2000-02-02 | 2002-01-15 | National Semiconductor Corporation | Method and circuit for comparator-less generation of ramped voltage having controlled maximum amplitude |
US6429632B1 (en) | 2000-02-11 | 2002-08-06 | Micron Technology, Inc. | Efficient CMOS DC-DC converters based on switched capacitor power supplies with inductive current limiters |
US6801076B1 (en) | 2000-04-28 | 2004-10-05 | Micron Technology, Inc. | High output high efficiency low voltage charge pump |
US6833752B2 (en) | 2000-04-28 | 2004-12-21 | Micron Technology, Inc. | High output high efficiency low voltage charge pump |
JP3696125B2 (en) | 2000-05-24 | 2005-09-14 | 株式会社東芝 | Potential detection circuit and semiconductor integrated circuit |
US6816016B2 (en) | 2000-08-10 | 2004-11-09 | Tropian, Inc. | High-efficiency modulating RF amplifier |
US6816000B2 (en) | 2000-08-18 | 2004-11-09 | Texas Instruments Incorporated | Booster circuit |
US6249446B1 (en) | 2000-08-23 | 2001-06-19 | Intersil Americas Inc. | Cascadable, high efficiency charge pump circuit and related methods |
JP3666805B2 (en) | 2000-09-19 | 2005-06-29 | ローム株式会社 | DC / DC converter |
US6356062B1 (en) | 2000-09-27 | 2002-03-12 | Intel Corporation | Degenerative load temperature correction for charge pumps |
US6496074B1 (en) | 2000-09-28 | 2002-12-17 | Koninklijke Philips Electronics N.V. | Cascode bootstrapped analog power amplifier circuit |
JP2002111449A (en) | 2000-09-29 | 2002-04-12 | Mitsubishi Electric Corp | Voltage control oscillating circuit and phase synchronization loop circuit provided with the same |
US6559689B1 (en) | 2000-10-02 | 2003-05-06 | Allegro Microsystems, Inc. | Circuit providing a control voltage to a switch and including a capacitor |
JP2002119053A (en) | 2000-10-10 | 2002-04-19 | Onkyo Corp | Switching regulator |
US6831847B2 (en) | 2000-11-20 | 2004-12-14 | Artesyn Technologies, Inc. | Synchronous rectifier drive circuit and power supply including same |
US6967523B2 (en) | 2000-11-21 | 2005-11-22 | Mosaid Technologies Incorporated | Cascaded charge pump power supply with different gate oxide thickness transistors |
US6411531B1 (en) | 2000-11-21 | 2002-06-25 | Linear Technology Corporation | Charge pump DC/DC converters with reduced input noise |
US6518829B2 (en) | 2000-12-04 | 2003-02-11 | United Memories, Inc. | Driver timing and circuit technique for a low noise charge pump circuit |
US6847251B2 (en) | 2001-01-11 | 2005-01-25 | Media Tek, Inc. | Differential charge pump circuit |
WO2002060062A2 (en) | 2001-01-26 | 2002-08-01 | True Circuits, Inc. | Phase-locked loop with conditioned charge pump output |
US6661682B2 (en) | 2001-02-16 | 2003-12-09 | Imec (Interuniversitair Microelectronica Centrum) | High voltage generating charge pump circuit |
US6486728B2 (en) | 2001-03-16 | 2002-11-26 | Matrix Semiconductor, Inc. | Multi-stage charge pump |
US6636103B2 (en) | 2001-04-18 | 2003-10-21 | Analog Devices, Inc. | Amplifier system with on-demand power supply boost |
US6535071B2 (en) | 2001-05-17 | 2003-03-18 | Micron Technology, Inc. | CMOS voltage controlled phase shift oscillator |
US6819938B2 (en) | 2001-06-26 | 2004-11-16 | Qualcomm Incorporated | System and method for power control calibration and a wireless communication device |
WO2003017487A1 (en) | 2001-08-16 | 2003-02-27 | Koninklijke Philips Electronics N.V. | Ring oscillator stage |
US6414863B1 (en) | 2001-08-30 | 2002-07-02 | Texas Instruments Incorporated | Frequency control circuit for unregulated inductorless DC/DC converters |
US6737926B2 (en) | 2001-08-30 | 2004-05-18 | Micron Technology, Inc. | Method and apparatus for providing clock signals at different locations with minimal clock skew |
US6714065B2 (en) | 2001-10-26 | 2004-03-30 | Renesas Technology Corp. | Semiconductor device including power supply circuit conducting charge pumping operation |
EP1310959B1 (en) | 2001-11-09 | 2008-06-18 | STMicroelectronics S.r.l. | Low power charge pump circuit |
JP2003168288A (en) * | 2001-11-29 | 2003-06-13 | Nec Microsystems Ltd | Semiconductor boosting circuit, and boosting power source device |
JP2003168959A (en) | 2001-11-30 | 2003-06-13 | Sharp Corp | Oscillation circuit, step-up circuit, non-volatile memory device and semiconductor device |
US6717458B1 (en) | 2001-12-03 | 2004-04-06 | National Semiconductor Corporation | Method and apparatus for a DC-DC charge pump voltage converter-regulator circuit |
US6784737B2 (en) | 2001-12-17 | 2004-08-31 | Intel Corporation | Voltage multiplier circuit |
US6836176B2 (en) | 2002-01-02 | 2004-12-28 | Intel Corporation | Charge pump ripple reduction |
JP2003235244A (en) | 2002-02-06 | 2003-08-22 | Seiko Instruments Inc | Rash current limiting/noise reducing circuit for pfm control charge pump |
JP3832575B2 (en) | 2002-02-12 | 2006-10-11 | シャープ株式会社 | Negative voltage output charge pump circuit |
US6853566B2 (en) | 2002-04-18 | 2005-02-08 | Ricoh Company, Ltd. | Charge pump circuit and power supply circuit |
US6599817B1 (en) | 2002-04-26 | 2003-07-29 | Micron Technology, Inc. | Semiconductor constructions, and methods of forming semiconductor constructions |
DE10219371B4 (en) | 2002-04-30 | 2006-01-12 | Infineon Technologies Ag | A signal generating device for a charge pump and integrated circuit provided therewith |
JP4137528B2 (en) | 2002-06-13 | 2008-08-20 | セイコーインスツル株式会社 | Power conversion circuit |
US6819187B1 (en) | 2002-07-12 | 2004-11-16 | Marvell International Ltd. | Limit swing charge pump and method thereof |
US6855655B2 (en) | 2002-07-15 | 2005-02-15 | Univation Technologies, Llc | Supported polymerization catalyst |
ITTO20020821A1 (en) | 2002-09-20 | 2004-03-21 | Atmel Corp | NEGATIVE CHARGE PUMP WITH MASS POLARIZATION. |
US6788130B2 (en) | 2002-09-25 | 2004-09-07 | Texas Instruments Incorporated | Efficient charge pump capable of high voltage operation |
KR100543318B1 (en) | 2002-10-07 | 2006-01-20 | 주식회사 하이닉스반도체 | Boosting voltage control circuit |
US6844762B2 (en) | 2002-10-30 | 2005-01-18 | Freescale Semiconductor, Inc. | Capacitive charge pump |
KR101023268B1 (en) * | 2003-01-17 | 2011-03-18 | 티피오 홍콩 홀딩 리미티드 | A charge pump circuit |
US6788578B1 (en) | 2003-01-27 | 2004-09-07 | Turbo Ic, Inc. | Charge pump for conductive lines in programmable memory array |
US6825699B2 (en) | 2003-01-31 | 2004-11-30 | Hewlett-Packard Development Company, L.P. | Charge pump circuit, passive buffer that employs the charge pump circuit, and pass gate that employs the charge pump circuit |
US6825730B1 (en) | 2003-03-31 | 2004-11-30 | Applied Micro Circuits Corporation | High-performance low-noise charge-pump for voltage controlled oscillator applications |
US6809603B1 (en) | 2003-04-29 | 2004-10-26 | Ememory Technology Inc. | Ring oscillator having a stable output signal without influence of MOS devices |
US6806761B1 (en) | 2003-05-01 | 2004-10-19 | National Semiconductor Corporation | Integrated charge pump circuit with low power voltage regulation |
US7023260B2 (en) | 2003-06-30 | 2006-04-04 | Matrix Semiconductor, Inc. | Charge pump circuit incorporating corresponding parallel charge pump stages and method therefor |
US6856177B1 (en) | 2003-07-22 | 2005-02-15 | International Rectifier Corporation | High side power switch with charge pump and bootstrap capacitor |
JP2005057860A (en) | 2003-08-01 | 2005-03-03 | Seiko Epson Corp | Step-up circuit |
US7719343B2 (en) | 2003-09-08 | 2010-05-18 | Peregrine Semiconductor Corporation | Low noise charge pump method and apparatus |
US6836173B1 (en) | 2003-09-24 | 2004-12-28 | System General Corp. | High-side transistor driver for power converters |
TWI281787B (en) | 2003-11-25 | 2007-05-21 | Sanyo Electric Co | Oscillation circuit |
US7256642B2 (en) * | 2004-03-19 | 2007-08-14 | Semiconductor Energy Laboratory Co., Ltd. | Booster circuit, semiconductor device, and electronic apparatus |
DE102004056435A1 (en) | 2004-11-23 | 2006-06-01 | Universität Stuttgart | Power amplifier for amplifying radio frequency (RF) signals |
JP4643996B2 (en) * | 2005-01-24 | 2011-03-02 | ルネサスエレクトロニクス株式会社 | Charge pump circuit and boosting method thereof |
US7737765B2 (en) | 2005-03-14 | 2010-06-15 | Silicon Storage Technology, Inc. | Fast start charge pump for voltage regulators |
KR100733414B1 (en) * | 2005-04-30 | 2007-06-29 | 주식회사 하이닉스반도체 | Internal voltage generator |
US7430133B1 (en) | 2005-05-31 | 2008-09-30 | National Semiconductor Corporation | Apparatus and method for switch connected as a diode in a charge pump |
JP4600167B2 (en) | 2005-06-14 | 2010-12-15 | トヨタ自動車株式会社 | Differential amplifier circuit |
US7256646B2 (en) | 2005-06-21 | 2007-08-14 | Seiko Epson Corporation | Neutralization techniques for differential low noise amplifiers |
JP4791094B2 (en) | 2005-07-05 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | Power circuit |
TWI315456B (en) | 2005-07-21 | 2009-10-01 | Novatek Microelectronics Corp | Charge pump control circuit |
DE102005039138B4 (en) | 2005-08-18 | 2012-07-12 | Infineon Technologies Ag | By means of a resistor programmable and a reference current source having circuit |
JP4871590B2 (en) | 2005-12-28 | 2012-02-08 | パナソニック株式会社 | Integrator and filter circuit using transconductor |
GB2446843B (en) | 2006-06-30 | 2011-09-07 | Wolfson Microelectronics Plc | Amplifier circuit and methods of operation thereof |
EP1884786B1 (en) | 2006-08-04 | 2011-01-12 | STMicroelectronics Srl | Differential input signal rectifier |
US8311243B2 (en) | 2006-08-21 | 2012-11-13 | Cirrus Logic, Inc. | Energy-efficient consumer device audio power output stage |
US7541871B2 (en) | 2007-05-02 | 2009-06-02 | Micron Technology, Inc. | Operational transconductance amplifier (OTA) |
DE102007020999A1 (en) | 2007-05-04 | 2008-11-13 | Texas Instruments Deutschland Gmbh | Charge pump for generating an input voltage for an operational amplifier |
US7991172B2 (en) | 2007-05-31 | 2011-08-02 | Richtek Technology Corporation | Half-voltage headphone driver circuit |
GB0715254D0 (en) | 2007-08-03 | 2007-09-12 | Wolfson Ltd | Amplifier circuit |
US20090066407A1 (en) | 2007-09-12 | 2009-03-12 | Rochester Institute Of Technology | Charge pump systems and methods thereof |
US8040175B2 (en) * | 2007-10-24 | 2011-10-18 | Cypress Semiconductor Corporation | Supply regulated charge pump system |
US7667529B2 (en) | 2007-11-07 | 2010-02-23 | Orlando Consuelo | Charge pump warm-up current reduction |
WO2009063661A1 (en) | 2007-11-13 | 2009-05-22 | Sharp Kabushiki Kaisha | Power supply circuit and display device including same |
US7795951B2 (en) * | 2007-11-30 | 2010-09-14 | Freescale Semiconductor, Inc. | High-dynamic range low ripple voltage multiplier |
US7944277B1 (en) | 2008-01-04 | 2011-05-17 | Marvell International Ltd. | Circuit and methods of adaptive charge-pump regulation |
KR101542918B1 (en) * | 2008-04-18 | 2015-08-10 | 삼성전자주식회사 | Active charge pump circuit high supply voltage generating circuit and semiconductor device having the same |
US7969235B2 (en) | 2008-06-09 | 2011-06-28 | Sandisk Corporation | Self-adaptive multi-stage charge pump |
US8816659B2 (en) | 2010-08-06 | 2014-08-26 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
US9030248B2 (en) | 2008-07-18 | 2015-05-12 | Peregrine Semiconductor Corporation | Level shifter with output spike reduction |
US8994452B2 (en) | 2008-07-18 | 2015-03-31 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
US20100052771A1 (en) | 2008-08-29 | 2010-03-04 | Hendrik Hartono | Circuit for driving multiple charge pumps |
JP5554910B2 (en) | 2008-09-08 | 2014-07-23 | ローム株式会社 | Control circuit for charge pump circuit and power supply circuit using them |
US8339185B2 (en) * | 2010-12-20 | 2012-12-25 | Sandisk 3D Llc | Charge pump system that dynamically selects number of active stages |
US9413362B2 (en) | 2011-01-18 | 2016-08-09 | Peregrine Semiconductor Corporation | Differential charge pump |
US8686787B2 (en) | 2011-05-11 | 2014-04-01 | Peregrine Semiconductor Corporation | High voltage ring pump with inverter stages and voltage boosting stages |
US8823459B2 (en) | 2011-03-25 | 2014-09-02 | Skyworks Solutions, Inc. | Variable frequency circuit controller |
KR101556838B1 (en) | 2011-05-05 | 2015-10-13 | 아크틱 샌드 테크놀로지스, 인크. | Dc-dc converter with modular stages |
US9584133B2 (en) | 2012-05-31 | 2017-02-28 | Silicon Laboratories Inc. | Temperature compensated oscillator with improved noise performance |
US9041370B2 (en) | 2012-07-09 | 2015-05-26 | Silanna Semiconductor U.S.A., Inc. | Charge pump regulator circuit with a variable drive voltage ring oscillator |
-
2011
- 2011-05-11 US US13/105,743 patent/US8686787B2/en not_active Expired - Fee Related
-
2014
- 2014-03-31 US US14/230,945 patent/US9354654B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5180928A (en) * | 1991-09-30 | 1993-01-19 | Samsung Electronics Co., Ltd. | Constant voltage generation of semiconductor device |
US5216588A (en) * | 1992-02-14 | 1993-06-01 | Catalyst Semiconductor, Inc. | Charge pump with high output current |
US5394372A (en) * | 1992-05-19 | 1995-02-28 | Kabushiki Kaisha Toshiba | Semiconductor memory device having charge-pump system with improved oscillation means |
US5969988A (en) * | 1993-08-17 | 1999-10-19 | Kabushiki Kaisha Toshiba | Voltage multiplier circuit and nonvolatile semiconductor memory device having voltage multiplier |
US6794927B2 (en) * | 2002-09-06 | 2004-09-21 | Atmel Corporation | Modular charge pump architecture |
US20070069801A1 (en) * | 2005-05-20 | 2007-03-29 | Stmicroelectronics S.R.L. | Charge-pump type, voltage-boosting device with reduced ripple, in particular for non-volatile flash memories |
US7560977B2 (en) * | 2006-07-28 | 2009-07-14 | Oki Semiconductor Co., Ltd. | Step-up booster circuit |
US8072258B2 (en) * | 2009-09-15 | 2011-12-06 | Panasonic Corporation | Booster circuit |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9190902B2 (en) | 2003-09-08 | 2015-11-17 | Peregrine Semiconductor Corporation | Low noise charge pump method and apparatus |
US10965276B2 (en) | 2003-09-08 | 2021-03-30 | Psemi Corporation | Low noise charge pump method and apparatus |
US8994452B2 (en) | 2008-07-18 | 2015-03-31 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
US9660590B2 (en) | 2008-07-18 | 2017-05-23 | Peregrine Semiconductor Corporation | Low-noise high efficiency bias generation circuits and method |
US9264053B2 (en) | 2011-01-18 | 2016-02-16 | Peregrine Semiconductor Corporation | Variable frequency charge pump |
US9413362B2 (en) | 2011-01-18 | 2016-08-09 | Peregrine Semiconductor Corporation | Differential charge pump |
US9354654B2 (en) | 2011-05-11 | 2016-05-31 | Peregrine Semiconductor Corporation | High voltage ring pump with inverter stages and voltage boosting stages |
CN113992003A (en) * | 2021-09-24 | 2022-01-28 | 南京矽力微电子技术有限公司 | Power conversion module and power converter |
US20230102822A1 (en) * | 2021-09-24 | 2023-03-30 | Nanjing Silergy Micro Technology Co., Ltd. | Power conversion module and power converter |
Also Published As
Publication number | Publication date |
---|---|
US8686787B2 (en) | 2014-04-01 |
US9354654B2 (en) | 2016-05-31 |
US20140361827A1 (en) | 2014-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8686787B2 (en) | High voltage ring pump with inverter stages and voltage boosting stages | |
US10965276B2 (en) | Low noise charge pump method and apparatus | |
US9998002B2 (en) | Differential charge pump | |
Schaef et al. | 20.2 A variable-conversion-ratio 3-phase resonant switched capacitor converter with 85% efficiency at 0.91 W/mm 2 using 1.1 nH PCB-trace inductors | |
US9966944B2 (en) | Gate driver circuit for a half bridge or full bridge output driver stage and corresponding method for driving a half bridge or full bridge output driver stage | |
US8456225B1 (en) | Negative charge pump | |
JP4265894B2 (en) | DC / DC converter control circuit and DC / DC converter | |
Shirazi et al. | Self-start-up fully integrated DC-DC step-up converter using body biasing technique for energy harvesting applications | |
Dam et al. | A hybrid, fully-integrated, dual-output DC–DC converter for portable electronics | |
US7157891B1 (en) | DC-DC voltage converter with reduced output voltage ripple | |
US8274269B2 (en) | Switching circuit and small-size high-efficiency DC-DC converter for portable devices including the same | |
Li et al. | Switched-capacitor step-down rectifier for low-voltage power conversion | |
US10819149B2 (en) | Energy mixer | |
Bîzîitu et al. | On-chip 500μA dual-chain Dickson charge pump optimized for NMOS LDO supply | |
Abdulslam et al. | 5-Level buck converter with reduced inductor size suitable for on-chip integration | |
KR100909837B1 (en) | Unit charge pump | |
Yasir et al. | A modified boost converter for energy harvesting applications | |
Hannon et al. | Design and optimisation of a high current, high frequency monolithic buck converter | |
Shin et al. | A high current driving charge pump with current regulation method | |
Abdulslam et al. | Five-level hybrid dc-dc converter with enhanced light-load efficiency | |
Shah et al. | A high-efficient 95.6% rectifier with passive AC-DC voltage quadrupler for low-frequency electromagnetic energy harvesting system | |
JP3474809B2 (en) | DC voltage conversion circuit and integrated circuit using the same | |
US20230057051A1 (en) | Self clocked low power doubling charge pump | |
Bochenek et al. | Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers | |
Kim et al. | Decoupling capacitance boosting for on-chip resonant supply noise reduction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PEREGRINE SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SWONGER, JAMES W.;REEL/FRAME:026672/0715 Effective date: 20110621 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.) |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: PSEMI CORPORATION, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:PEREGRINE SEMICONDUCTOR CORPORATION;REEL/FRAME:045749/0391 Effective date: 20171227 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220401 |