US20120073650A1 - Method of fabricating an emitter region of a solar cell - Google Patents
Method of fabricating an emitter region of a solar cell Download PDFInfo
- Publication number
- US20120073650A1 US20120073650A1 US12/890,428 US89042810A US2012073650A1 US 20120073650 A1 US20120073650 A1 US 20120073650A1 US 89042810 A US89042810 A US 89042810A US 2012073650 A1 US2012073650 A1 US 2012073650A1
- Authority
- US
- United States
- Prior art keywords
- approximately
- tunnel oxide
- oxide layer
- furnace
- degrees celsius
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 29
- 239000000758 substrate Substances 0.000 claims abstract description 51
- 238000000034 method Methods 0.000 claims abstract description 46
- 235000012431 wafers Nutrition 0.000 claims description 67
- 238000010438 heat treatment Methods 0.000 claims description 36
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 30
- 229910052710 silicon Inorganic materials 0.000 claims description 30
- 239000010703 silicon Substances 0.000 claims description 30
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 21
- 239000002019 doping agent Substances 0.000 claims description 20
- 238000000151 deposition Methods 0.000 claims description 14
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 claims description 12
- 239000000377 silicon dioxide Substances 0.000 claims description 10
- 235000012239 silicon dioxide Nutrition 0.000 claims description 10
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 8
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 8
- 239000001301 oxygen Substances 0.000 claims description 8
- 229910052760 oxygen Inorganic materials 0.000 claims description 8
- 238000004140 cleaning Methods 0.000 claims description 5
- 238000011068 loading method Methods 0.000 claims description 5
- 239000007800 oxidant agent Substances 0.000 claims description 5
- XLYOFNOQVPJJNP-UHFFFAOYSA-M hydroxide Chemical compound [OH-] XLYOFNOQVPJJNP-UHFFFAOYSA-M 0.000 claims description 4
- 229910000077 silane Inorganic materials 0.000 claims description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 3
- 229910052796 boron Inorganic materials 0.000 claims description 3
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 claims description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 claims description 2
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims description 2
- KWYUFKZDYYNOTN-UHFFFAOYSA-M Potassium hydroxide Chemical compound [OH-].[K+] KWYUFKZDYYNOTN-UHFFFAOYSA-M 0.000 claims description 2
- 239000010410 layer Substances 0.000 description 115
- 230000008021 deposition Effects 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229910021417 amorphous silicon Inorganic materials 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 230000003647 oxidation Effects 0.000 description 3
- 238000007254 oxidation reaction Methods 0.000 description 3
- 238000012423 maintenance Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000011112 process operation Methods 0.000 description 2
- 230000005855 radiation Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical group [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000006117 anti-reflective coating Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000002425 crystallisation Methods 0.000 description 1
- 230000008025 crystallization Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 230000000135 prohibitive effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0368—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including polycrystalline semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/0216—Coatings
- H01L31/02161—Coatings for devices characterised by at least one potential jump barrier or surface barrier
- H01L31/02167—Coatings for devices characterised by at least one potential jump barrier or surface barrier for solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/0248—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies
- H01L31/036—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes
- H01L31/0376—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by their semiconductor bodies characterised by their crystalline structure or particular orientation of the crystalline planes including amorphous semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/062—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the metal-insulator-semiconductor type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
- H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
- H01L31/072—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
- H01L31/0745—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising a AIVBIV heterojunction, e.g. Si/Ge, SiGe/Si or Si/SiC solar cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1804—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic Table
- H01L31/182—Special manufacturing methods for polycrystalline Si, e.g. Si ribbon, poly Si ingots, thin films of polycrystalline Si
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
- H01L31/1864—Annealing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/186—Particular post-treatment for the devices, e.g. annealing, impurity gettering, short-circuit elimination, recrystallisation
- H01L31/1872—Recrystallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/1876—Particular processes or apparatus for batch treatment of the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/18—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
- H01L31/20—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials
- H01L31/202—Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof such devices or parts thereof comprising amorphous semiconductor materials including only elements of Group IV of the Periodic Table
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/546—Polycrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/547—Monocrystalline silicon PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- Embodiments of the present invention are in the field of renewable energy and, in particular, methods of fabricating emitter regions of solar cells.
- Photovoltaic cells are well known devices for direct conversion of solar radiation into electrical energy.
- solar cells are fabricated on a semiconductor wafer or substrate using semiconductor processing techniques to form a p-n junction near a surface of the substrate.
- Solar radiation impinging on the surface of the substrate creates electron and hole pairs in the bulk of the substrate, which migrate to p-doped and n-doped regions in the substrate, thereby generating a voltage differential between the doped regions.
- the doped regions are connected to metal contacts on the solar cell to direct an electrical current from the cell to an external circuit coupled thereto.
- Efficiency is an important characteristic of a solar cell as it is directly related to the solar cell's capability to generate power. Accordingly, techniques for increasing the efficiency of solar cells are generally desirable. Embodiments of the present invention allow for increased solar cell efficiency by providing novel processes for fabricating solar cell structures.
- FIG. 1 illustrates a flowchart representing operations in a method of fabricating an emitter region of a solar cell, in accordance with an embodiment of the present invention.
- FIG. 2A illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, in accordance with an embodiment of the present invention.
- FIG. 2B illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding to operation 102 of the flowchart of FIG. 1 , in accordance with an embodiment of the present invention.
- FIG. 2C illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding to operation 104 of the flowchart of FIG. 1 , in accordance with an embodiment of the present invention.
- FIG. 2D illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding to operation 106 of the flowchart of FIG. 1 , in accordance with an embodiment of the present invention.
- FIG. 2E illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding to operation 108 of the flowchart of FIG. 1 , in accordance with an embodiment of the present invention.
- FIG. 3 illustrates a flowchart representing operations in a method of forming layers on a substrate of a solar cell, in accordance with an embodiment of the present invention.
- FIG. 4A illustrates a cross-sectional view of a stage in the fabrication of solar cells, corresponding to operation 302 of the flowchart of FIG. 3 , in accordance with an embodiment of the present invention.
- FIG. 4B illustrates a magnified view of a portion of FIG. 4A , in accordance with an embodiment of the present invention.
- FIG. 4C illustrates a cross-sectional view of a stage in the fabrication of solar cells, corresponding to operations 304 and 306 of the flowchart of FIG. 3 , in accordance with an embodiment of the present invention.
- FIG. 5 illustrates both a cross-sectional view and a top-down view of a substrate of a solar cell, the substrate having layers formed thereon, in accordance with an embodiment of the present invention.
- a method of fabricating an emitter region of a solar cell includes forming, in a furnace, a tunnel oxide layer on a surface of a substrate. Without removing the substrate from the furnace, an amorphous layer is formed on the tunnel oxide layer. The amorphous layer is doped to provide a first region having N-type dopants and a second region having P-type dopants. Subsequently, the amorphous layer is heated to provide a polycrystalline layer having an N-type-doped region and a P-type-doped region.
- a method of forming layers on a substrate of a solar cell includes loading, into a furnace, a wafer carrier with a plurality of wafers, the wafer carrier having one or more wafer receiving slots loaded with two wafers positioned back-to-back.
- a tunnel oxide layer is formed on all surfaces of each of the plurality of wafers.
- an amorphous layer is formed on the tunnel oxide layer, the amorphous layer formed on all portions of the tunnel oxide layer except on the portions in contact between wafers positioned back-to-back.
- a solar cell includes a substrate or wafer.
- a tunnel oxide layer including silicon dioxide is disposed on all surfaces of a silicon wafer.
- a polycrystalline layer is disposed on the tunnel oxide layer, the polycrystalline layer disposed on all portions of the tunnel oxide layer except on a back side of the silicon wafer which has a ring pattern of the polycrystalline layer.
- a tunnel oxide layer including silicon dioxide is disposed on all surfaces of a silicon wafer.
- An amorphous layer is disposed on the tunnel oxide layer, the amorphous layer disposed on all portions of the tunnel oxide layer except on a back side of the silicon wafer which has a ring pattern of the amorphous layer.
- a thin tunnel oxide and heavily doped poly-silicon both n-type and p-type, are used.
- the oxidation and subsequent silicon deposition are combined into a single process operation.
- this approach can also be used to double the throughput by loading two wafers per slot in a furnace boat.
- the silicon is first deposited as an undoped and amorphous layer.
- the silicon is doped and crystallized in a later processing operation to provide a poly-silicon layer.
- the silicon layer is formed as a poly-silicon layer in the single process operation.
- Embodiments of the present invention may address conventional fabrication issues such as, but not limited to, (1) control of oxide thickness, and oxide quality, (2) contamination between oxidation and poly deposition, (3) excessive preventative maintenance requirements, (4) throughput, or (5) control of n-poly and p-poly sheet resistance.
- several features for a method of solar cell manufacturing are combined, namely the combining of the oxidation and poly (as amorphous silicon first) deposition in a single process.
- silicon carbide (SiC) parts are used in the furnace to extend maintenance intervals.
- two wafers are loaded per slot to increase throughput. The above embodiments may all contribute to the feasibility of manufacturing solar cells.
- depositing the silicon as an amorphous layer and then doping and crystallizing the layer in a later operation makes the process more controllable and improves the passivation.
- throughput is improved by loading two wafers per slot in a furnace handling boat.
- an SiC boat is used for dimensional stability.
- control of sheet resistance is achieved by, instead of in-situ doped poly-silicon, depositing undoped amorphous silicon. The n and p regions are then formed selectively and crystallized at a later, higher, temperature operation.
- grain size may be maximized, sheet resistance may be minimized, and counter-doping may be avoided.
- a furnace for film fabrication is not limited to a conventional furnace.
- the furnace is a chamber for wafer processing such as, but not limited to, a vertical furnace chamber, a horizontal furnace chamber, or a plasma chamber.
- reference to an amorphous film or layer herein is not limited to an amorphous silicon film or layer.
- the amorphous film or layer is a film or layer such as, but not limited to, an amorphous silicon-germanium film or layer or an amorphous carbon-doped silicon film or layer.
- FIG. 1 illustrates a flowchart 100 representing operations in a method of fabricating an emitter region of a solar cell, in accordance with an embodiment of the present invention.
- FIGS. 2A-2E illustrate cross-sectional views of various stages in the fabrication of a solar cell including an emitter region, corresponding to operations of flowchart 100 , in accordance with an embodiment of the present invention.
- substrate 202 for solar cell manufacturing is provided.
- substrate 202 is composed of a bulk silicon substrate.
- the bulk silicon substrate is doped with N-type dopants.
- substrate 202 has a textured surface, although not depicted in FIG. 2A .
- a method of fabricating an emitter region of a solar cell includes forming, in a furnace, a tunnel oxide layer 204 on a surface of substrate 202 .
- forming tunnel oxide layer 204 includes heating substrate 202 in the furnace at a temperature of approximately 900 degrees Celsius.
- heating substrate 202 in the furnace at the temperature of approximately 900 degrees Celsius further includes heating at a pressure of approximately 500 mTorr for approximately 3 minutes in an atmosphere of oxygen to provide tunnel oxide layer 204 having a thickness of approximately 1.5 nanometers.
- forming tunnel oxide layer 204 includes heating substrate 202 in the furnace at a temperature less than 600 degrees Celsius.
- heating substrate 202 in the furnace at the temperature of less than 600 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 300 Torr, for approximately 60 minutes in an atmosphere of oxygen to provide tunnel oxide layer 204 having a thickness of approximately 1.5 nanometers.
- the atmosphere include N 2 O.
- the method of fabricating an emitter region of a solar cell further includes, without removing substrate 202 from the furnace, forming an amorphous layer 206 on tunnel oxide layer 204 .
- forming amorphous layer 206 includes depositing amorphous layer 206 in the furnace at a temperature less than 575 degrees Celsius.
- depositing amorphous layer 206 in the furnace at the temperature less than 575 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 350 mTorr, and in an atmosphere of silane (SiH 4 ) to provide amorphous layer 206 having a thickness approximately in the range of 200-300 nanometers.
- the method of fabricating an emitter region of a solar cell further includes doping amorphous layer 206 with dopants 208 to provide a doped amorphous layer 210 having a first region (left side of p-n junction 212 ) including N-type dopants and a second region (right side of p-n junction 212 ) including P-type dopants.
- the dopants are introduced from a solid-state source. In another embodiment, the dopants are introduced as implanted atoms or ions.
- the method of fabricating an emitter region of a solar cell further includes, subsequently, heating doped amorphous layer 210 to provide a polycrystalline layer 214 having an N-type-doped region 218 and a P-type-doped region 216 .
- substrate 202 is composed of silicon
- tunnel oxide layer 204 is composed of silicon dioxide
- amorphous layer 206 is composed of silicon
- the N-type dopants are phosphorous dopants
- the P-type dopants are boron dopants.
- both tunnel oxide layer 204 and amorphous layer 206 are formed at a temperature of approximately 565 degrees Celsius
- heating doped amorphous layer 210 to provide polycrystalline layer 214 includes heating at a temperature of approximately 980 degrees Celsius.
- a completed solar cell is a back-contact solar cell.
- N-type-doped region 218 and P-type-doped region 216 are active regions.
- Conductive contacts may be coupled to the active regions and separated from one another by isolation regions, which may be composed of a dielectric material.
- the solar cell is a back-contact solar cell and further includes an anti-reflective coating layer disposed on a light-receiving surface, such as on a random textured surface of the solar cell.
- FIG. 3 illustrates a flowchart 300 representing operations in a method of forming layers on a substrate of a solar cell, in accordance with an embodiment of the present invention.
- FIGS. 4A-4C illustrate cross-sectional views of various stages in the fabrication of solar cells, corresponding to operations of flowchart 300 , in accordance with an embodiment of the present invention.
- a method of forming layers on a substrate of a solar cell includes loading, into a furnace, a wafer carrier 402 with a plurality of wafers 404 , wafer carrier 402 having one or more wafer receiving slots loaded with two wafers positioned back-to-back, such as wafers 406 and 408 .
- 50 wafers are loaded into 25 slots of a carrier 402 .
- the method of forming layers on a substrate of a solar cell further includes forming, in the furnace, a tunnel oxide layer 410 on all surfaces of each of the plurality of wafers 404 , e.g., on all surfaces of wafers 406 and 408 , as depicted in FIG. 4C .
- forming tunnel oxide layer 410 includes heating each of the plurality of wafers 404 in the furnace at a temperature of approximately 900 degrees Celsius.
- heating each of the plurality of wafers 404 in the furnace at the temperature of approximately 900 degrees Celsius further includes heating at a pressure of approximately 500 mTorr for approximately 3 minutes in an atmosphere of oxygen to provide tunnel oxide layer 410 having a thickness of approximately 1.5 nanometers.
- forming tunnel oxide layer 410 includes heating each of the plurality of wafers 404 in the furnace at a temperature less than 600 degrees Celsius.
- heating each of the plurality of wafers 404 in the furnace at the temperature of less than 600 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 300 Torr, for approximately 60 minutes in an atmosphere of oxygen to provide tunnel oxide layer 410 having a thickness of approximately 1.5 nanometers.
- the atmosphere include N 2 O.
- the method of forming layers on a substrate of a solar cell further includes, without removing the plurality of wafers 404 from the furnace, forming an amorphous layer 412 on tunnel oxide layer 410 , amorphous layer 412 formed on all portions of tunnel oxide layer 410 except on the portions in contact between wafers positioned back-to-back, e.g., as depicted with reference to wafers 406 and 408 in FIG. 4C .
- a ring pattern of the amorphous layer is formed on the back of each wafer, as described in more detail below with respect to FIG. 5 .
- each of the plurality of wafers 404 is composed of silicon
- tunnel oxide layer 410 is composed of silicon dioxide
- amorphous layer 412 is composed of silicon.
- forming amorphous layer 412 includes depositing amorphous layer 412 in the furnace at a temperature less than 575 degrees Celsius.
- depositing amorphous layer 412 in the furnace at the temperature less than 575 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius at a pressure of approximately 350 mTorr in an atmosphere of silane (SiH 4 ) to provide amorphous layer 412 having a thickness approximately in the range of 200-300 nanometers.
- the temperature is kept below 575 degrees Celsius to avoid crystallization of the formed layer, but not substantially below 575 degrees Celsius for the sake of maintaining a deposition rate suitable for high volume manufacturing.
- the method of forming layers on a substrate of a solar cell further includes, subsequent to forming amorphous layer 412 , applying a cleaning solution to the back of each wafer, the cleaning solution including an oxidizing agent.
- a texturizing solution is then applied to the back of each wafer, the texturizing solution including a hydroxide.
- the oxidizing agent is a species such as, but not limited to, ozone or hydrogen peroxide (H 2 O 2 )
- the hydroxide is a species such as, but not limited to, potassium hydroxide (KOH) or sodium hydroxide (NaOH).
- the texturizing solution may provide a randomly textured (rantex) surface on a light-receiving portion of a fabricated solar cell.
- a cleaning solution having an oxidizing agent prior to introducing the texturizing solution, the texturing of the solar cell is uniform despite the initial presence of a ring portion of a layer fabricated on the solar cell substrate, as described below in association with FIG. 5 .
- FIG. 5 illustrates both a cross-sectional view and a top-down view of a substrate of a solar cell, the substrate having layers formed thereon, in accordance with an embodiment of the present invention.
- a substrate of a solar cell includes a tunnel oxide layer 504 disposed on all surfaces of a wafer 502 .
- a polycrystalline layer 506 is disposed on tunnel oxide layer 504 , polycrystalline layer 506 disposed on all portions of tunnel oxide layer 504 except on a back side of wafer 502 which includes a ring pattern of polycrystalline layer 506 .
- the ring pattern results from the back-to-back handling of pairs of wafers, as described in association with FIG. 4C .
- tunnel oxide layer 504 is composed of silicon dioxide
- wafer 502 is composed of silicon
- polycrystalline layer 506 is composed of silicon.
- a substrate of a solar cell includes a tunnel oxide layer 504 disposed on all surfaces of a wafer 502 .
- An amorphous layer 506 is disposed on tunnel oxide layer 504 , amorphous layer 506 disposed on all portions of tunnel oxide layer 504 except on a back side of wafer 502 which includes a ring pattern of amorphous layer 506 .
- the ring pattern results from the back-to-back handling of pairs of wafers, as described in association with FIG. 4C .
- tunnel oxide layer 504 is composed of silicon dioxide
- wafer 502 is composed of silicon
- amorphous layer 506 is composed of silicon.
- a method of fabricating an emitter region of a solar cell includes forming, in a furnace, a tunnel oxide layer on a surface of a substrate. The method also includes, without removing the substrate from the furnace, forming an amorphous layer on the tunnel oxide layer. The method also includes doping the amorphous layer to provide a first region having N-type dopants and a second region having P-type dopants. Subsequently, the amorphous layer is heated to provide a polycrystalline layer having an N-type-doped region and a P-type-doped region.
- the substrate is composed of silicon
- the tunnel oxide layer is composed of silicon dioxide
- the amorphous layer is composed of silicon
- the N-type dopants are phosphorous
- the P-type dopants are boron.
- both the tunnel oxide layer and the amorphous layer are formed at a temperature of approximately 565 degrees Celsius
- heating the amorphous layer to provide the polycrystalline layer includes heating at a temperature of approximately 980 degrees Celsius.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Life Sciences & Earth Sciences (AREA)
- Sustainable Energy (AREA)
- Sustainable Development (AREA)
- Photovoltaic Devices (AREA)
- Formation Of Insulating Films (AREA)
- Recrystallisation Techniques (AREA)
Abstract
Methods of fabricating emitter regions of solar cells are described. Methods of forming layers on substrates of solar cells, and the resulting solar cells, are also described.
Description
- The invention described herein was made with Governmental support under contract number DE-FC36-07G017043 awarded by the United States Department of Energy. The Government may have certain rights in the invention.
- Embodiments of the present invention are in the field of renewable energy and, in particular, methods of fabricating emitter regions of solar cells.
- Photovoltaic cells, commonly known as solar cells, are well known devices for direct conversion of solar radiation into electrical energy. Generally, solar cells are fabricated on a semiconductor wafer or substrate using semiconductor processing techniques to form a p-n junction near a surface of the substrate. Solar radiation impinging on the surface of the substrate creates electron and hole pairs in the bulk of the substrate, which migrate to p-doped and n-doped regions in the substrate, thereby generating a voltage differential between the doped regions. The doped regions are connected to metal contacts on the solar cell to direct an electrical current from the cell to an external circuit coupled thereto.
- Efficiency is an important characteristic of a solar cell as it is directly related to the solar cell's capability to generate power. Accordingly, techniques for increasing the efficiency of solar cells are generally desirable. Embodiments of the present invention allow for increased solar cell efficiency by providing novel processes for fabricating solar cell structures.
-
FIG. 1 illustrates a flowchart representing operations in a method of fabricating an emitter region of a solar cell, in accordance with an embodiment of the present invention. -
FIG. 2A illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, in accordance with an embodiment of the present invention. -
FIG. 2B illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding tooperation 102 of the flowchart ofFIG. 1 , in accordance with an embodiment of the present invention. -
FIG. 2C illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding tooperation 104 of the flowchart ofFIG. 1 , in accordance with an embodiment of the present invention. -
FIG. 2D illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding tooperation 106 of the flowchart ofFIG. 1 , in accordance with an embodiment of the present invention. -
FIG. 2E illustrates a cross-sectional view of a stage in the fabrication of a solar cell including an emitter region, corresponding tooperation 108 of the flowchart ofFIG. 1 , in accordance with an embodiment of the present invention. -
FIG. 3 illustrates a flowchart representing operations in a method of forming layers on a substrate of a solar cell, in accordance with an embodiment of the present invention. -
FIG. 4A illustrates a cross-sectional view of a stage in the fabrication of solar cells, corresponding tooperation 302 of the flowchart ofFIG. 3 , in accordance with an embodiment of the present invention. -
FIG. 4B illustrates a magnified view of a portion ofFIG. 4A , in accordance with an embodiment of the present invention. -
FIG. 4C illustrates a cross-sectional view of a stage in the fabrication of solar cells, corresponding tooperations FIG. 3 , in accordance with an embodiment of the present invention. -
FIG. 5 illustrates both a cross-sectional view and a top-down view of a substrate of a solar cell, the substrate having layers formed thereon, in accordance with an embodiment of the present invention. - Methods of fabricating emitter regions of solar cells are described herein. In the following description, numerous specific details are set forth, such as specific process flow operations, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known fabrication techniques, such as lithographic and etch techniques, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the figures are illustrative representations and are not necessarily drawn to scale.
- Disclosed herein are methods of fabricating emitter regions of solar cells. In one embodiment, a method of fabricating an emitter region of a solar cell includes forming, in a furnace, a tunnel oxide layer on a surface of a substrate. Without removing the substrate from the furnace, an amorphous layer is formed on the tunnel oxide layer. The amorphous layer is doped to provide a first region having N-type dopants and a second region having P-type dopants. Subsequently, the amorphous layer is heated to provide a polycrystalline layer having an N-type-doped region and a P-type-doped region. In one embodiment, a method of forming layers on a substrate of a solar cell includes loading, into a furnace, a wafer carrier with a plurality of wafers, the wafer carrier having one or more wafer receiving slots loaded with two wafers positioned back-to-back. In the furnace, a tunnel oxide layer is formed on all surfaces of each of the plurality of wafers. Without removing the substrate from the furnace, an amorphous layer is formed on the tunnel oxide layer, the amorphous layer formed on all portions of the tunnel oxide layer except on the portions in contact between wafers positioned back-to-back.
- Also disclosed herein are solar cells. In such embodiments, a solar cell includes a substrate or wafer. In one embodiment, a tunnel oxide layer including silicon dioxide is disposed on all surfaces of a silicon wafer. A polycrystalline layer is disposed on the tunnel oxide layer, the polycrystalline layer disposed on all portions of the tunnel oxide layer except on a back side of the silicon wafer which has a ring pattern of the polycrystalline layer. In one embodiment, a tunnel oxide layer including silicon dioxide is disposed on all surfaces of a silicon wafer. An amorphous layer is disposed on the tunnel oxide layer, the amorphous layer disposed on all portions of the tunnel oxide layer except on a back side of the silicon wafer which has a ring pattern of the amorphous layer.
- In accordance with an embodiment of the present invention, in order to fabricate a passivated emitter of a solar cell, a thin tunnel oxide and heavily doped poly-silicon, both n-type and p-type, are used. Although such films may conventionally be formed, individually, in furnaces, the combination has not been applied to fabrication of a solar cell, and the manufacturing cost to do may be prohibitive for the solar cell market. Instead, in an embodiment, the oxidation and subsequent silicon deposition are combined into a single process operation. In an embodiment, this approach can also be used to double the throughput by loading two wafers per slot in a furnace boat. In an embodiment, the silicon is first deposited as an undoped and amorphous layer. In that embodiment, the silicon is doped and crystallized in a later processing operation to provide a poly-silicon layer. In an alternative embodiment, the silicon layer is formed as a poly-silicon layer in the single process operation.
- Embodiments of the present invention may address conventional fabrication issues such as, but not limited to, (1) control of oxide thickness, and oxide quality, (2) contamination between oxidation and poly deposition, (3) excessive preventative maintenance requirements, (4) throughput, or (5) control of n-poly and p-poly sheet resistance. In accordance with an embodiment of the present invention, several features for a method of solar cell manufacturing are combined, namely the combining of the oxidation and poly (as amorphous silicon first) deposition in a single process. In one embodiment, silicon carbide (SiC) parts are used in the furnace to extend maintenance intervals. In one embodiment, two wafers are loaded per slot to increase throughput. The above embodiments may all contribute to the feasibility of manufacturing solar cells.
- In an embodiment, depositing the silicon as an amorphous layer and then doping and crystallizing the layer in a later operation makes the process more controllable and improves the passivation. In an embodiment, throughput is improved by loading two wafers per slot in a furnace handling boat. In an embodiment, an SiC boat is used for dimensional stability. In an embodiment, control of sheet resistance is achieved by, instead of in-situ doped poly-silicon, depositing undoped amorphous silicon. The n and p regions are then formed selectively and crystallized at a later, higher, temperature operation. In an embodiment, by following one or more of the approaches described herein, grain size may be maximized, sheet resistance may be minimized, and counter-doping may be avoided.
- It is to be understood that a furnace for film fabrication is not limited to a conventional furnace. In an embodiment, the furnace is a chamber for wafer processing such as, but not limited to, a vertical furnace chamber, a horizontal furnace chamber, or a plasma chamber. It is also to be understood that reference to an amorphous film or layer herein is not limited to an amorphous silicon film or layer. In an embodiment, the amorphous film or layer is a film or layer such as, but not limited to, an amorphous silicon-germanium film or layer or an amorphous carbon-doped silicon film or layer.
- A solar cell may be fabricated to include an emitter region. For example,
FIG. 1 illustrates aflowchart 100 representing operations in a method of fabricating an emitter region of a solar cell, in accordance with an embodiment of the present invention.FIGS. 2A-2E illustrate cross-sectional views of various stages in the fabrication of a solar cell including an emitter region, corresponding to operations offlowchart 100, in accordance with an embodiment of the present invention. - Referring to
FIG. 2A , asubstrate 202 for solar cell manufacturing is provided. In accordance with an embodiment of the present invention,substrate 202 is composed of a bulk silicon substrate. In one embodiment, the bulk silicon substrate is doped with N-type dopants. In an embodiment,substrate 202 has a textured surface, although not depicted inFIG. 2A . - Referring to
operation 102 offlowchart 100, and correspondingFIG. 2B , a method of fabricating an emitter region of a solar cell includes forming, in a furnace, atunnel oxide layer 204 on a surface ofsubstrate 202. In accordance with an embodiment of the present invention, formingtunnel oxide layer 204 includesheating substrate 202 in the furnace at a temperature of approximately 900 degrees Celsius. In a specific embodiment,heating substrate 202 in the furnace at the temperature of approximately 900 degrees Celsius further includes heating at a pressure of approximately 500 mTorr for approximately 3 minutes in an atmosphere of oxygen to providetunnel oxide layer 204 having a thickness of approximately 1.5 nanometers. In accordance with another embodiment of the present invention, formingtunnel oxide layer 204 includesheating substrate 202 in the furnace at a temperature less than 600 degrees Celsius. In a specific embodiment,heating substrate 202 in the furnace at the temperature of less than 600 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 300 Torr, for approximately 60 minutes in an atmosphere of oxygen to providetunnel oxide layer 204 having a thickness of approximately 1.5 nanometers. In an alternative embodiment, the atmosphere include N2O. - Referring to
operation 104 offlowchart 100, and correspondingFIG. 2C , the method of fabricating an emitter region of a solar cell further includes, without removingsubstrate 202 from the furnace, forming anamorphous layer 206 ontunnel oxide layer 204. In accordance with an embodiment of the present invention, formingamorphous layer 206 includes depositingamorphous layer 206 in the furnace at a temperature less than 575 degrees Celsius. In a specific embodiment, depositingamorphous layer 206 in the furnace at the temperature less than 575 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 350 mTorr, and in an atmosphere of silane (SiH4) to provideamorphous layer 206 having a thickness approximately in the range of 200-300 nanometers. - Referring to
operation 106 offlowchart 100, and correspondingFIG. 2D , the method of fabricating an emitter region of a solar cell further includes dopingamorphous layer 206 withdopants 208 to provide a dopedamorphous layer 210 having a first region (left side of p-n junction 212) including N-type dopants and a second region (right side of p-n junction 212) including P-type dopants. In one embodiment, the dopants are introduced from a solid-state source. In another embodiment, the dopants are introduced as implanted atoms or ions. - Referring to
operation 108 offlowchart 100, and correspondingFIG. 2E , the method of fabricating an emitter region of a solar cell further includes, subsequently, heating dopedamorphous layer 210 to provide a polycrystalline layer 214 having an N-type-dopedregion 218 and a P-type-dopedregion 216. In accordance with an embodiment of the present invention,substrate 202 is composed of silicon,tunnel oxide layer 204 is composed of silicon dioxide,amorphous layer 206 is composed of silicon, the N-type dopants are phosphorous dopants, and the P-type dopants are boron dopants. In an embodiment, bothtunnel oxide layer 204 andamorphous layer 206 are formed at a temperature of approximately 565 degrees Celsius, and heating dopedamorphous layer 210 to provide polycrystalline layer 214 includes heating at a temperature of approximately 980 degrees Celsius. - In order to further or complete fabrication of a solar cell, the method above may further include forming a metal contact above polycrystalline layer 214. In an embodiment, a completed solar cell is a back-contact solar cell. In that embodiment, N-type-doped
region 218 and P-type-dopedregion 216 are active regions. Conductive contacts may be coupled to the active regions and separated from one another by isolation regions, which may be composed of a dielectric material. In an embodiment, the solar cell is a back-contact solar cell and further includes an anti-reflective coating layer disposed on a light-receiving surface, such as on a random textured surface of the solar cell. - In another aspect of the present invention, unique approaches to forming layers on a substrate of a solar cell are provided. For example,
FIG. 3 illustrates aflowchart 300 representing operations in a method of forming layers on a substrate of a solar cell, in accordance with an embodiment of the present invention.FIGS. 4A-4C illustrate cross-sectional views of various stages in the fabrication of solar cells, corresponding to operations offlowchart 300, in accordance with an embodiment of the present invention. - Referring to
operation 302 offlowchart 300, and correspondingFIGS. 4A and 4B , a method of forming layers on a substrate of a solar cell includes loading, into a furnace, awafer carrier 402 with a plurality ofwafers 404,wafer carrier 402 having one or more wafer receiving slots loaded with two wafers positioned back-to-back, such aswafers carrier 402. - Referring to
operation 304 offlowchart 300, and correspondingFIG. 4C , the method of forming layers on a substrate of a solar cell further includes forming, in the furnace, atunnel oxide layer 410 on all surfaces of each of the plurality ofwafers 404, e.g., on all surfaces ofwafers FIG. 4C . In accordance with an embodiment of the present invention, formingtunnel oxide layer 410 includes heating each of the plurality ofwafers 404 in the furnace at a temperature of approximately 900 degrees Celsius. In a specific embodiment, heating each of the plurality ofwafers 404 in the furnace at the temperature of approximately 900 degrees Celsius further includes heating at a pressure of approximately 500 mTorr for approximately 3 minutes in an atmosphere of oxygen to providetunnel oxide layer 410 having a thickness of approximately 1.5 nanometers. In accordance with another embodiment of the present invention, formingtunnel oxide layer 410 includes heating each of the plurality ofwafers 404 in the furnace at a temperature less than 600 degrees Celsius. In a specific embodiment, heating each of the plurality ofwafers 404 in the furnace at the temperature of less than 600 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 300 Torr, for approximately 60 minutes in an atmosphere of oxygen to providetunnel oxide layer 410 having a thickness of approximately 1.5 nanometers. In an alternative embodiment, the atmosphere include N2O. - Referring to
operation 304 offlowchart 300, and correspondingFIG. 4C , the method of forming layers on a substrate of a solar cell further includes, without removing the plurality ofwafers 404 from the furnace, forming anamorphous layer 412 ontunnel oxide layer 410,amorphous layer 412 formed on all portions oftunnel oxide layer 410 except on the portions in contact between wafers positioned back-to-back, e.g., as depicted with reference towafers FIG. 4C . In accordance with an embodiment of the present invention, for the wafers positioned back-to-back, a ring pattern of the amorphous layer is formed on the back of each wafer, as described in more detail below with respect toFIG. 5 . In an embodiment, each of the plurality ofwafers 404 is composed of silicon,tunnel oxide layer 410 is composed of silicon dioxide, andamorphous layer 412 is composed of silicon. In an embodiment, formingamorphous layer 412 includes depositingamorphous layer 412 in the furnace at a temperature less than 575 degrees Celsius. In a specific embodiment, depositingamorphous layer 412 in the furnace at the temperature less than 575 degrees Celsius further includes heating at a temperature of approximately 565 degrees Celsius at a pressure of approximately 350 mTorr in an atmosphere of silane (SiH4) to provideamorphous layer 412 having a thickness approximately in the range of 200-300 nanometers. In an embodiment, the temperature is kept below 575 degrees Celsius to avoid crystallization of the formed layer, but not substantially below 575 degrees Celsius for the sake of maintaining a deposition rate suitable for high volume manufacturing. - In accordance with an embodiment of the present invention, the method of forming layers on a substrate of a solar cell further includes, subsequent to forming
amorphous layer 412, applying a cleaning solution to the back of each wafer, the cleaning solution including an oxidizing agent. A texturizing solution is then applied to the back of each wafer, the texturizing solution including a hydroxide. In one embodiment, the oxidizing agent is a species such as, but not limited to, ozone or hydrogen peroxide (H2O2), and the hydroxide is a species such as, but not limited to, potassium hydroxide (KOH) or sodium hydroxide (NaOH). - The texturizing solution may provide a randomly textured (rantex) surface on a light-receiving portion of a fabricated solar cell. In accordance with an embodiment of the present invention, by introducing a cleaning solution having an oxidizing agent prior to introducing the texturizing solution, the texturing of the solar cell is uniform despite the initial presence of a ring portion of a layer fabricated on the solar cell substrate, as described below in association with
FIG. 5 . - A ring feature, as mentioned with respect to
FIG. 4C , may be retained on a substrate of a solar cell, or may be subsequently removed. Nonetheless, a solar cell structure may ultimately retain, or at least temporarily include, such a ring feature. For example,FIG. 5 illustrates both a cross-sectional view and a top-down view of a substrate of a solar cell, the substrate having layers formed thereon, in accordance with an embodiment of the present invention. - Referring to
FIG. 5 , in accordance with an embodiment of the present invention, a substrate of a solar cell includes atunnel oxide layer 504 disposed on all surfaces of awafer 502. Apolycrystalline layer 506 is disposed ontunnel oxide layer 504,polycrystalline layer 506 disposed on all portions oftunnel oxide layer 504 except on a back side ofwafer 502 which includes a ring pattern ofpolycrystalline layer 506. In accordance with an embodiment of the present invention, the ring pattern results from the back-to-back handling of pairs of wafers, as described in association withFIG. 4C . In an embodiment,tunnel oxide layer 504 is composed of silicon dioxide,wafer 502 is composed of silicon, andpolycrystalline layer 506 is composed of silicon. - Referring again to
FIG. 5 , in accordance with another embodiment of the present invention, a substrate of a solar cell includes atunnel oxide layer 504 disposed on all surfaces of awafer 502. Anamorphous layer 506 is disposed ontunnel oxide layer 504,amorphous layer 506 disposed on all portions oftunnel oxide layer 504 except on a back side ofwafer 502 which includes a ring pattern ofamorphous layer 506. In accordance with an embodiment of the present invention, the ring pattern results from the back-to-back handling of pairs of wafers, as described in association withFIG. 4C . In an embodiment,tunnel oxide layer 504 is composed of silicon dioxide,wafer 502 is composed of silicon, andamorphous layer 506 is composed of silicon. - Thus, methods of fabricating emitter regions for solar cells have been disclosed. In accordance with an embodiment of the present invention, a method of fabricating an emitter region of a solar cell includes forming, in a furnace, a tunnel oxide layer on a surface of a substrate. The method also includes, without removing the substrate from the furnace, forming an amorphous layer on the tunnel oxide layer. The method also includes doping the amorphous layer to provide a first region having N-type dopants and a second region having P-type dopants. Subsequently, the amorphous layer is heated to provide a polycrystalline layer having an N-type-doped region and a P-type-doped region. In one embodiment, the substrate is composed of silicon, the tunnel oxide layer is composed of silicon dioxide, the amorphous layer is composed of silicon, the N-type dopants are phosphorous, and the P-type dopants are boron. In one embodiment, both the tunnel oxide layer and the amorphous layer are formed at a temperature of approximately 565 degrees Celsius, and heating the amorphous layer to provide the polycrystalline layer includes heating at a temperature of approximately 980 degrees Celsius.
Claims (22)
1. A method of fabricating an emitter region of a solar cell, the method comprising:
forming, in a furnace, a tunnel oxide layer on a surface of a substrate; and, without removing the substrate from the furnace,
forming an amorphous layer on the tunnel oxide layer;
doping the amorphous layer to provide a first region comprising N-type dopants and a second region comprising P-type dopants; and, subsequently,
heating the amorphous layer to provide a polycrystalline layer comprising an N-type-doped region and a P-type-doped region.
2. The method of claim 1 , wherein the substrate comprises silicon, the tunnel oxide layer comprises silicon dioxide, the amorphous layer comprises silicon, the N-type dopants comprise phosphorous, and the P-type dopants comprise boron.
3. The method of claim 1 , wherein forming the tunnel oxide layer comprises heating the substrate in the furnace at a temperature of approximately 900 degrees Celsius.
4. The method of claim 3 , wherein heating the substrate in the furnace at the temperature of approximately 900 degrees Celsius further comprises heating at a pressure of approximately 500 mTorr for approximately 3 minutes in an atmosphere of oxygen to provide the tunnel oxide layer having a thickness of approximately 1.5 nanometers.
5. The method of claim 1 , wherein forming the tunnel oxide layer comprises heating the substrate in the furnace at a temperature less than 600 degrees Celsius.
6. The method of claim 5 , wherein heating the substrate in the furnace at the temperature of less than 600 degrees Celsius further comprises heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 300 Torr, for approximately 60 minutes in an atmosphere of oxygen to provide the tunnel oxide layer having a thickness of approximately 1.5 nanometers.
7. The method of claim 1 , wherein forming the amorphous layer comprises depositing the amorphous layer in the furnace at a temperature less than 575 degrees Celsius.
8. The method of claim 7 , wherein depositing the amorphous layer in the furnace at the temperature less than 575 degrees Celsius further comprises heating at a temperature of approximately 565 degrees Celsius at a pressure of approximately 350 mTorr in an atmosphere of silane (SiH4) to provide the amorphous layer having a thickness approximately in the range of 200-300 nanometers.
9. The method of claim 1 , wherein both the tunnel oxide layer and the amorphous layer are formed at a temperature of approximately 565 degrees Celsius, and wherein heating the amorphous layer to provide the polycrystalline layer comprises heating at a temperature of approximately 980 degrees Celsius.
10. A method of forming layers on a substrate of a solar cell, the method comprising:
loading, into a furnace, a wafer carrier with a plurality of wafers, the wafer carrier having one or more wafer receiving slots loaded with two wafers positioned back-to-back;
forming, in the furnace, a tunnel oxide layer on all surfaces of each of the plurality of wafers; and, without removing the plurality of wafers from the furnace,
forming an amorphous layer on the tunnel oxide layer, the amorphous layer formed on all portions of the tunnel oxide layer except on the portions in contact between wafers positioned back-to-back.
11. The method of claim 10 , wherein for the wafers positioned back-to-back, a ring pattern of the amorphous layer is formed on the back of each wafer.
12. The method of claim 11 , further comprising:
subsequent to forming the amorphous layer, applying a cleaning solution to the back of each wafer, the cleaning solution comprising an oxidizing agent; and, subsequently,
applying a texturizing solution to the back of each wafer, the texturizing solution comprising a hydroxide.
13. The method of claim 12 , where in the oxidizing agent is selected from the group consisting of ozone and hydrogen peroxide (H2O2), and wherein the hydroxide is selected from the group consisting of potassium hydroxide (KOH) and sodium hydroxide (NaOH).
14. The method of claim 10 , wherein each of the plurality of wafers comprises silicon, the tunnel oxide layer comprises silicon dioxide, and the amorphous layer comprises silicon.
15. The method of claim 10 , wherein forming the tunnel oxide layer comprises heating each of the plurality of wafers in the furnace at a temperature of approximately 900 degrees Celsius.
16. The method of claim 15 , wherein heating each of the plurality of wafers in the furnace at the temperature of approximately 900 degrees Celsius further comprises heating at a pressure of approximately 500 mTorr for approximately 3 minutes in an atmosphere of oxygen to provide the tunnel oxide layer having a thickness of approximately 1.5 nanometers.
17. The method of claim 10 , wherein forming the tunnel oxide layer comprises heating each of the plurality of wafers in the furnace at a temperature less than 600 degrees Celsius.
18. The method of claim 17 , wherein heating each of the plurality of wafers in the furnace at the temperature of less than 600 degrees Celsius further comprises heating at a temperature of approximately 565 degrees Celsius, at a pressure of approximately 300 Torr, for approximately 60 minutes in an atmosphere of oxygen to provide the tunnel oxide layer having a thickness of approximately 1.5 nanometers.
19. The method of claim 10 , wherein forming the amorphous layer comprises depositing the amorphous layer in the furnace at a temperature less than 575 degrees Celsius.
20. The method of claim 19 , wherein depositing the amorphous layer in the furnace at the temperature less than 575 degrees Celsius further comprises heating at a temperature of approximately 565 degrees Celsius at a pressure of approximately 350 mTorr in an atmosphere of silane (SiH4) to provide the amorphous layer having a thickness approximately in the range of 200-300 nanometers.
21. A substrate of a solar cell, comprising:
a tunnel oxide layer comprising silicon dioxide disposed on all surfaces of a silicon wafer; and
a polycrystalline layer disposed on the tunnel oxide layer, the polycrystalline layer disposed on all portions of the tunnel oxide layer except on a back side of the silicon wafer which comprises a ring pattern of the polycrystalline layer.
22. A substrate of a solar cell, comprising:
a tunnel oxide layer comprising silicon dioxide disposed on all surfaces of a silicon wafer; and
an amorphous layer disposed on the tunnel oxide layer, the amorphous layer disposed on all portions of the tunnel oxide layer except on a back side of the silicon wafer which comprises a ring pattern of the amorphous layer.
Priority Applications (11)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/890,428 US20120073650A1 (en) | 2010-09-24 | 2010-09-24 | Method of fabricating an emitter region of a solar cell |
EP11827139.4A EP2619806B1 (en) | 2010-09-24 | 2011-07-20 | Method of fabricating an emitter region of a solar cell |
PCT/US2011/044740 WO2012039831A1 (en) | 2010-09-24 | 2011-07-20 | Method of fabricating an emitter region of a solar cell |
CN201610127549.6A CN105789375A (en) | 2010-09-24 | 2011-07-20 | Method of fabricating an emitter region of a solar cell |
KR1020127034369A KR101788897B1 (en) | 2010-09-24 | 2011-07-20 | Method of fabricating an emitter region of a solar cell |
CN202010597236.3A CN111769179B (en) | 2010-09-24 | 2011-07-20 | Method for producing an emitter region of a solar cell |
JP2013530147A JP5837600B2 (en) | 2010-09-24 | 2011-07-20 | Method for manufacturing the emitter region of a solar cell |
CN201180032856.1A CN102959738B (en) | 2010-09-24 | 2011-07-20 | Manufacture the method for the emitter region of solar cell |
AU2011306011A AU2011306011B2 (en) | 2010-09-24 | 2011-07-20 | Method of fabricating an emitter region of a solar cell |
JP2015217744A JP6212095B2 (en) | 2010-09-24 | 2015-11-05 | Solar cell structure |
US15/601,929 US10629760B2 (en) | 2010-09-24 | 2017-05-22 | Method of fabricating an emitter region of a solar cell |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/890,428 US20120073650A1 (en) | 2010-09-24 | 2010-09-24 | Method of fabricating an emitter region of a solar cell |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/601,929 Division US10629760B2 (en) | 2010-09-24 | 2017-05-22 | Method of fabricating an emitter region of a solar cell |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120073650A1 true US20120073650A1 (en) | 2012-03-29 |
Family
ID=45869397
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/890,428 Abandoned US20120073650A1 (en) | 2010-09-24 | 2010-09-24 | Method of fabricating an emitter region of a solar cell |
US15/601,929 Active 2031-01-28 US10629760B2 (en) | 2010-09-24 | 2017-05-22 | Method of fabricating an emitter region of a solar cell |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/601,929 Active 2031-01-28 US10629760B2 (en) | 2010-09-24 | 2017-05-22 | Method of fabricating an emitter region of a solar cell |
Country Status (7)
Country | Link |
---|---|
US (2) | US20120073650A1 (en) |
EP (1) | EP2619806B1 (en) |
JP (2) | JP5837600B2 (en) |
KR (1) | KR101788897B1 (en) |
CN (3) | CN102959738B (en) |
AU (1) | AU2011306011B2 (en) |
WO (1) | WO2012039831A1 (en) |
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130298974A1 (en) * | 2012-05-11 | 2013-11-14 | Lg Electronics Inc. | Solar cell, method for manufacturing dopant layer, and method for manufacturing solar cell |
EP2731146A3 (en) * | 2012-11-12 | 2014-09-03 | Samsung SDI Co., Ltd. | Photoelectric device and the manufacturing method thereof |
US20150050816A1 (en) * | 2013-08-19 | 2015-02-19 | Korea Atomic Energy Research Institute | Method of electrochemically preparing silicon film |
US20150214396A1 (en) * | 2014-01-29 | 2015-07-30 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
EP2955760A1 (en) * | 2014-06-10 | 2015-12-16 | LG Electronics Inc. | Solar cell and method for manufacturing the same |
CN105322042A (en) * | 2014-07-28 | 2016-02-10 | Lg电子株式会社 | Solar cell and method for manufacturing the same |
EP3123527A1 (en) * | 2014-03-27 | 2017-02-01 | SunPower Corporation | Solar cell with trench-free emitter regions |
US20170222085A1 (en) * | 2016-01-29 | 2017-08-03 | Lg Electronics Inc. | Method of manufacturing solar cell |
WO2018102852A1 (en) | 2016-12-06 | 2018-06-14 | The Australian National University | Solar cell fabrication |
WO2018117832A1 (en) * | 2016-12-22 | 2018-06-28 | Stichting Energieonderzoek Centrum Nederland | Method for manufacturing photovoltaic cells with a rear side polysilicon passivating contact |
US10181534B2 (en) | 2014-03-17 | 2019-01-15 | Lg Electronics Inc. | Solar cell |
US10224453B2 (en) | 2014-11-04 | 2019-03-05 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
US10367115B2 (en) | 2016-01-29 | 2019-07-30 | Lg Electronics Inc. | Method of manufacturing solar cell |
CN110265487A (en) * | 2015-03-23 | 2019-09-20 | 太阳能公司 | The polysilicon of bubble-free for solar battery |
CN110915002A (en) * | 2018-01-18 | 2020-03-24 | 伟创力有限公司 | Manufacturing method of laminated solar module |
US10658529B2 (en) * | 2013-06-05 | 2020-05-19 | Lg Electronics Inc. | Solar cell and manufacturing method thereof |
CN112186069A (en) * | 2020-08-31 | 2021-01-05 | 晶澳(扬州)太阳能科技有限公司 | Preparation method of uniform ultrathin tunneling oxide layer and battery |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014011260A2 (en) * | 2012-04-02 | 2014-01-16 | Solexel, Inc. | High efficiency solar cell structures and manufacturing methods |
JP2014158017A (en) * | 2013-01-16 | 2014-08-28 | Sharp Corp | Photoelectric conversion element and method of manufacturing the same |
DE102013219561A1 (en) | 2013-09-27 | 2015-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Process for producing a photovoltaic solar cell with at least one heterojunction |
DE102013219565A1 (en) | 2013-09-27 | 2015-04-02 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Photovoltaic solar cell and method for producing a photovoltaic solar cell |
US9401450B2 (en) * | 2013-12-09 | 2016-07-26 | Sunpower Corporation | Solar cell emitter region fabrication using ion implantation |
US20150349180A1 (en) * | 2014-05-30 | 2015-12-03 | David D. Smith | Relative dopant concentration levels in solar cells |
US9263625B2 (en) * | 2014-06-30 | 2016-02-16 | Sunpower Corporation | Solar cell emitter region fabrication using ion implantation |
US20160072000A1 (en) * | 2014-09-05 | 2016-03-10 | David D. Smith | Front contact heterojunction process |
DE102014218948A1 (en) | 2014-09-19 | 2016-03-24 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Solar cell with an amorphous silicon layer and method for producing such a photovoltaic solar cell |
CN106784069A (en) * | 2015-11-20 | 2017-05-31 | 上海神舟新能源发展有限公司 | Back surface tunnel oxidation is passivated interdigital formula back junction back contact battery production method |
WO2018061769A1 (en) * | 2016-09-27 | 2018-04-05 | パナソニックIpマネジメント株式会社 | Solar cell and method for producing solar cell |
KR101995833B1 (en) * | 2016-11-14 | 2019-07-03 | 엘지전자 주식회사 | Solar cell and method for manufacturing the same |
CN107546281A (en) * | 2017-08-29 | 2018-01-05 | 浙江晶科能源有限公司 | A kind of method for realizing the passivation contact of p-type PERC battery front sides |
JP2019110185A (en) * | 2017-12-18 | 2019-07-04 | 株式会社アルバック | Manufacturing method of solar battery |
CN109980019A (en) * | 2019-03-28 | 2019-07-05 | 江苏日托光伏科技股份有限公司 | A kind of preparation method of silica tunnel layer |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5566044A (en) * | 1995-05-10 | 1996-10-15 | National Semiconductor Corporation | Base capacitor coupled photosensor with emitter tunnel oxide for very wide dynamic range in a contactless imaging array |
US7468485B1 (en) * | 2005-08-11 | 2008-12-23 | Sunpower Corporation | Back side contact solar cell with doped polysilicon regions |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3536299A1 (en) * | 1985-10-11 | 1987-04-16 | Nukem Gmbh | SOLAR CELL MADE OF SILICON |
JP2537700B2 (en) * | 1990-10-25 | 1996-09-25 | コマツ電子金属株式会社 | Semiconductor wafer diffusion method |
EP0529888A1 (en) * | 1991-08-22 | 1993-03-03 | AT&T Corp. | Removal of substrate perimeter material |
US5352636A (en) * | 1992-01-16 | 1994-10-04 | Applied Materials, Inc. | In situ method for cleaning silicon surface and forming layer thereon in same chamber |
US5429966A (en) * | 1993-07-22 | 1995-07-04 | National Science Council | Method of fabricating a textured tunnel oxide for EEPROM applications |
JP3349308B2 (en) * | 1995-10-26 | 2002-11-25 | 三洋電機株式会社 | Photovoltaic element |
US6121541A (en) * | 1997-07-28 | 2000-09-19 | Bp Solarex | Monolithic multi-junction solar cells with amorphous silicon and CIS and their alloys |
JP3679598B2 (en) * | 1998-03-05 | 2005-08-03 | 三洋電機株式会社 | Photovoltaic element and manufacturing method thereof |
JP4812147B2 (en) * | 1999-09-07 | 2011-11-09 | 株式会社日立製作所 | Manufacturing method of solar cell |
JP2002026347A (en) * | 2000-07-03 | 2002-01-25 | Sharp Corp | Method of manufacturing crystalline semiconductor thin film, crystalline semiconductor thin film, and thin film solar cell |
JP2004140120A (en) * | 2002-10-16 | 2004-05-13 | Canon Inc | Polycrystalline silicon substrate |
JP2004296997A (en) * | 2003-03-28 | 2004-10-21 | Renesas Technology Corp | Method for manufacturing semiconductor integrated circuit device |
KR20050010229A (en) | 2003-07-18 | 2005-01-27 | 주식회사 하이닉스반도체 | Method for manufacturing semiconductor device |
JP2004048062A (en) * | 2003-09-29 | 2004-02-12 | Sharp Corp | Method for fabricating semiconductor nanocrystal and semiconductor memory device using the semiconductor nanocrystal |
US7202143B1 (en) * | 2003-10-23 | 2007-04-10 | The Board Of Trustees Of The University Of Arkansas | Low temperature production of large-grain polycrystalline semiconductors |
KR100581840B1 (en) * | 2004-04-21 | 2006-05-22 | 한국전기연구원 | Light sensitized and P-N junction complexed solar cell and manufacturing method thereof |
KR100729942B1 (en) * | 2004-09-17 | 2007-06-19 | 노재상 | Method for Annealing Silicon Thin Films Using Conductive Layer and Polycrystalline Silicon Thin Films Prepared Therefrom |
DE102004050269A1 (en) | 2004-10-14 | 2006-04-20 | Institut Für Solarenergieforschung Gmbh | Process for the contact separation of electrically conductive layers on back-contacted solar cells and solar cell |
CN100334744C (en) * | 2005-04-21 | 2007-08-29 | 中电电气(南京)光伏有限公司 | Silicon solar battery structure and making method |
US7737357B2 (en) * | 2006-05-04 | 2010-06-15 | Sunpower Corporation | Solar cell having doped semiconductor heterojunction contacts |
US7709307B2 (en) * | 2006-08-24 | 2010-05-04 | Kovio, Inc. | Printed non-volatile memory |
DE502006004199D1 (en) * | 2006-11-24 | 2009-08-20 | Jonas & Redmann Automationstec | A method of forming a back-to-back wafer batch to be positioned in a process boat and handling system for forming the back-to-back wafer batch |
WO2009094578A2 (en) * | 2008-01-24 | 2009-07-30 | Applied Materials, Inc. | Improved hit solar cell structure |
KR100968879B1 (en) * | 2008-02-28 | 2010-07-09 | 주식회사 티지솔라 | Solar Cell And Method For Manufacturing The Same |
CN101999175A (en) * | 2008-04-09 | 2011-03-30 | 应用材料股份有限公司 | Simplified back contact for polysilicon emitter solar cells |
US8242354B2 (en) * | 2008-12-04 | 2012-08-14 | Sunpower Corporation | Backside contact solar cell with formed polysilicon doped regions |
JP5414298B2 (en) * | 2009-02-13 | 2014-02-12 | 信越化学工業株式会社 | Manufacturing method of solar cell |
WO2010108151A1 (en) * | 2009-03-20 | 2010-09-23 | Solar Implant Technologies, Inc. | Advanced high efficiency crystalline solar cell fabrication method |
-
2010
- 2010-09-24 US US12/890,428 patent/US20120073650A1/en not_active Abandoned
-
2011
- 2011-07-20 CN CN201180032856.1A patent/CN102959738B/en active Active
- 2011-07-20 KR KR1020127034369A patent/KR101788897B1/en active IP Right Grant
- 2011-07-20 JP JP2013530147A patent/JP5837600B2/en active Active
- 2011-07-20 CN CN202010597236.3A patent/CN111769179B/en active Active
- 2011-07-20 EP EP11827139.4A patent/EP2619806B1/en active Active
- 2011-07-20 AU AU2011306011A patent/AU2011306011B2/en active Active
- 2011-07-20 WO PCT/US2011/044740 patent/WO2012039831A1/en active Application Filing
- 2011-07-20 CN CN201610127549.6A patent/CN105789375A/en active Pending
-
2015
- 2015-11-05 JP JP2015217744A patent/JP6212095B2/en active Active
-
2017
- 2017-05-22 US US15/601,929 patent/US10629760B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5566044A (en) * | 1995-05-10 | 1996-10-15 | National Semiconductor Corporation | Base capacitor coupled photosensor with emitter tunnel oxide for very wide dynamic range in a contactless imaging array |
US7468485B1 (en) * | 2005-08-11 | 2008-12-23 | Sunpower Corporation | Back side contact solar cell with doped polysilicon regions |
Non-Patent Citations (4)
Title |
---|
Beirhals A et al, Journal of Applied Physics, vol 83, p 1371-1778 (1998) * |
Bhat, V et al , Semiconductor Science Technolog, v 14, (1999) p 705-709 * |
Green, M et al, Microelectronic Engineering, 48, (1999) p 25-30 * |
Miltiadis, K et al; Journal of Applied Phyics. vol.63, No. 7, 2260-2266 (1988) * |
Cited By (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9214584B2 (en) * | 2012-05-11 | 2015-12-15 | Lg Electronics Inc. | Solar cell, method for manufacturing dopant layer, and method for manufacturing solar cell |
US20130298974A1 (en) * | 2012-05-11 | 2013-11-14 | Lg Electronics Inc. | Solar cell, method for manufacturing dopant layer, and method for manufacturing solar cell |
EP2731146A3 (en) * | 2012-11-12 | 2014-09-03 | Samsung SDI Co., Ltd. | Photoelectric device and the manufacturing method thereof |
US10658529B2 (en) * | 2013-06-05 | 2020-05-19 | Lg Electronics Inc. | Solar cell and manufacturing method thereof |
US20150050816A1 (en) * | 2013-08-19 | 2015-02-19 | Korea Atomic Energy Research Institute | Method of electrochemically preparing silicon film |
US20150214396A1 (en) * | 2014-01-29 | 2015-07-30 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
EP2903037A1 (en) * | 2014-01-29 | 2015-08-05 | LG Electronics Inc. | Fabrication method for back-contact heterojunction solar cell |
US10720537B2 (en) | 2014-03-17 | 2020-07-21 | Lg Electronics Inc. | Solar cell |
US10181534B2 (en) | 2014-03-17 | 2019-01-15 | Lg Electronics Inc. | Solar cell |
EP3123527A1 (en) * | 2014-03-27 | 2017-02-01 | SunPower Corporation | Solar cell with trench-free emitter regions |
EP3123527A4 (en) * | 2014-03-27 | 2017-04-05 | SunPower Corporation | Solar cell with trench-free emitter regions |
US10910502B2 (en) | 2014-06-10 | 2021-02-02 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
CN105304749A (en) * | 2014-06-10 | 2016-02-03 | Lg电子株式会社 | Solar cell and method for manufacturing the same |
US10243090B2 (en) | 2014-06-10 | 2019-03-26 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
EP2955760A1 (en) * | 2014-06-10 | 2015-12-16 | LG Electronics Inc. | Solar cell and method for manufacturing the same |
EP2980858A3 (en) * | 2014-07-28 | 2016-02-24 | LG Electronics Inc. | Solar cell and method for manufacturing the same |
CN105322042A (en) * | 2014-07-28 | 2016-02-10 | Lg电子株式会社 | Solar cell and method for manufacturing the same |
US10566488B2 (en) | 2014-07-28 | 2020-02-18 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
US10749069B2 (en) | 2014-11-04 | 2020-08-18 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
US10714654B2 (en) | 2014-11-04 | 2020-07-14 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
US10224453B2 (en) | 2014-11-04 | 2019-03-05 | Lg Electronics Inc. | Solar cell and method for manufacturing the same |
CN110265487A (en) * | 2015-03-23 | 2019-09-20 | 太阳能公司 | The polysilicon of bubble-free for solar battery |
US10050170B2 (en) * | 2016-01-29 | 2018-08-14 | Lg Electronics Inc. | Method of manufacturing solar cell |
US10367115B2 (en) | 2016-01-29 | 2019-07-30 | Lg Electronics Inc. | Method of manufacturing solar cell |
US20170222085A1 (en) * | 2016-01-29 | 2017-08-03 | Lg Electronics Inc. | Method of manufacturing solar cell |
CN110199376A (en) * | 2016-12-06 | 2019-09-03 | 澳大利亚国立大学 | Solar battery manufacture |
EP3552229A4 (en) * | 2016-12-06 | 2020-08-05 | The Australian National University | Solar cell fabrication |
WO2018102852A1 (en) | 2016-12-06 | 2018-06-14 | The Australian National University | Solar cell fabrication |
NL2018042B1 (en) * | 2016-12-22 | 2018-06-29 | Stichting Energieonderzoek Centrum Nederland | Method for manufacturing photovoltaic cells with a rear side polysiliconpassivating contact |
WO2018117832A1 (en) * | 2016-12-22 | 2018-06-28 | Stichting Energieonderzoek Centrum Nederland | Method for manufacturing photovoltaic cells with a rear side polysilicon passivating contact |
CN110915002A (en) * | 2018-01-18 | 2020-03-24 | 伟创力有限公司 | Manufacturing method of laminated solar module |
CN112186069A (en) * | 2020-08-31 | 2021-01-05 | 晶澳(扬州)太阳能科技有限公司 | Preparation method of uniform ultrathin tunneling oxide layer and battery |
Also Published As
Publication number | Publication date |
---|---|
EP2619806B1 (en) | 2021-06-23 |
CN102959738A (en) | 2013-03-06 |
EP2619806A4 (en) | 2018-01-03 |
JP2016076709A (en) | 2016-05-12 |
EP2619806A1 (en) | 2013-07-31 |
AU2011306011B2 (en) | 2015-05-14 |
AU2011306011A1 (en) | 2013-01-10 |
JP5837600B2 (en) | 2015-12-24 |
JP6212095B2 (en) | 2017-10-11 |
CN111769179A (en) | 2020-10-13 |
CN111769179B (en) | 2023-09-15 |
KR101788897B1 (en) | 2017-10-20 |
CN102959738B (en) | 2016-03-30 |
CN105789375A (en) | 2016-07-20 |
JP2013538009A (en) | 2013-10-07 |
KR20130109992A (en) | 2013-10-08 |
WO2012039831A1 (en) | 2012-03-29 |
US10629760B2 (en) | 2020-04-21 |
US20170263795A1 (en) | 2017-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10629760B2 (en) | Method of fabricating an emitter region of a solar cell | |
JP6746854B2 (en) | Solar cell having emitter region containing wide bandgap semiconductor material | |
JP6519820B2 (en) | Method of manufacturing a solar cell with a tunnel dielectric layer | |
JP2015111716A (en) | Patterned doping for polysilicon emitter solar cell | |
KR20180066275A (en) | Method of fabricating a back-contact solar cell and device thereof | |
JP2009164544A (en) | Passivation layer structure of solar cell, and fabricating method thereof | |
KR20110086833A (en) | Semiconductor device manufacturing method, semiconductor device and semiconductor device manufacturing installation | |
KR101048165B1 (en) | Method for fabricating solar cell | |
CN115623833A (en) | Method for manufacturing a laminated photovoltaic cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUNPOWER CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SMITH, DAVID;LIU, HELEN;DENNIS, TIM;AND OTHERS;SIGNING DATES FROM 20100826 TO 20100920;REEL/FRAME:025188/0389 |
|
AS | Assignment |
Owner name: UNITED STATE DEPARTMENT OF ENERGY, DISTRICT OF COL Free format text: CONFIRMATORY LICENSE;ASSIGNOR:SUNPOWER CORPORATION;REEL/FRAME:028560/0596 Effective date: 20120312 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |