US20110316621A1 - Low input bias current chopping switch circuit and method - Google Patents
Low input bias current chopping switch circuit and method Download PDFInfo
- Publication number
- US20110316621A1 US20110316621A1 US12/803,468 US80346810A US2011316621A1 US 20110316621 A1 US20110316621 A1 US 20110316621A1 US 80346810 A US80346810 A US 80346810A US 2011316621 A1 US2011316621 A1 US 2011316621A1
- Authority
- US
- United States
- Prior art keywords
- signal
- chopping
- input
- chopper
- chopped
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 18
- 230000003750 conditioning effect Effects 0.000 claims abstract description 31
- 239000004020 conductor Substances 0.000 claims description 65
- 239000003990 capacitor Substances 0.000 claims description 42
- 238000012546 transfer Methods 0.000 claims description 19
- 230000007704 transition Effects 0.000 claims description 8
- 238000001914 filtration Methods 0.000 claims description 7
- 238000002347 injection Methods 0.000 description 8
- 239000007924 injection Substances 0.000 description 8
- 230000003071 parasitic effect Effects 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 5
- 230000006641 stabilisation Effects 0.000 description 5
- 238000011105 stabilization Methods 0.000 description 5
- 230000003247 decreasing effect Effects 0.000 description 4
- 238000013461 design Methods 0.000 description 4
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000012935 Averaging Methods 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000009966 trimming Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/005—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements using switched capacitors, e.g. dynamic amplifiers; using switched capacitors as resistors in differential amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/38—DC amplifiers with modulator at input and demodulator at output; Modulators or demodulators specially adapted for use in such amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/271—Indexing scheme relating to amplifiers the DC-isolation amplifier, e.g. chopper amplifier, modulation/demodulation amplifier, uses capacitive isolation means, e.g. capacitors
Definitions
- the present invention relates generally to chopper-stabilized operational amplifiers.
- the invention also relates to chopper-stabilized operational amplifiers which include notch filters to reduce output ripple voltage due to the chopping signals.
- the invention relates more particularly to improvements which substantially reduce input bias current without necessarily decreasing chopping clock voltage level levels, without causing increased chopping-clock-induced ripple voltages, and/or without the need to increase notch filter capacitor size.
- Chopper-stabilized operational amplifiers used as stand alone operational amplifiers provide excellent offset voltage and offset voltage drift performance without the need for trimming of components to reduce offset and drift. This means that in addition to good DC performance, chopper-stabilized operational amplifiers also have advantages of reduced integrated circuit die size and lower product cost.
- a major drawback of the known prior art chopper stabilization circuitry is the associated increased input bias current.
- input bias current (not to be confused with the term “quiescent supply current”) refers only to the current required to flow into the signal path of the input terminals 7 A and 7 B, and it relates to matters such as generated noise and DC errors that react with the input source impedance.
- the input bias current is directly proportional to chopping clock frequency and also is dependent on the chopping clock voltage level and chopping switch types and sizes. Input bias current also is very dependent on integrated circuit layout and parasitics.
- the input bias current of a chopper-stabilized CMOS operational amplifier is significantly larger than that of a standard CMOS operational amplifier because of charge injection and clock feed-through induced from the input chopping switches.
- the above mentioned charge injection occurs at the input chopping switches of a chopper-stabilized amplifier and results in a DC current component i.e., a DC offset, of the chopper-stabilized amplifier.
- An input chopping stage is coupled to two input terminals to which a differential input signal is applied, and that results in an injected charge flowing into or out of each of the two input terminals, respectively, at a rate proportional to the chopping frequency. Any mismatches in the chopping switches and/or associated parasitic elements cause a difference between the amount of injected charge that flows into and out of the two input terminals, respectively.
- a net amount of injected charge flows into or out of the two input terminals over any chopping cycle, and by definition, is a DC current or DC offset.
- relatively small spikes of current may be flowing into and out of each of the positive and negative input terminals, respectively of the chopper-stabilized amplifier.
- a positive current spike and the corresponding negative current spike are not precisely matched, there is a recurring “net current spike” that is integrated over time. That results in the above mentioned input bias current, which is a DC current.
- chopping ripple i.e., chopping-clock-induced ripple or “ripple noise
- Chopper stabilization and auto-zeroing are two common techniques that have been widely used to reduce amplifier offset voltage and drift.
- chopper stabilization techniques present lower in-band noise due to absence of noise folding, but output ripple noise is relatively higher.
- Basic chopper-stabilized amplifiers maintain the broadband noise characteristics of their input stages but “shift” or modulate the input offset voltages up in frequency to the chopping frequency. This creates large ripple voltages at the amplifier outputs.
- basic auto-zero amplifiers do not shift their input offset to their auto-zero frequency like chopper-stabilized amplifiers, auto-zero amplifiers suffer from aliasing or folding back of their broadband noise spectrums during their zeroing cycles. This increases the overall input referred noise of auto-zero amplifiers.
- the square of the input referred noise is inversely proportional to the quiescent supply current Iq of the amplifier, which causes the basic auto-zero amplifiers to have significantly increased quiescent supply current Iq in order to achieve the desired noise levels, including the aliasing or noise folding.
- This makes it very desirable to use chopper-stabilized amplifiers in micropower applications and to find a way of solving the basic problem of ripple noise at the chopping frequency.
- chopper stabilized amplifier 1 C receives an input signal Vin and includes a first operational transconductance (i.e., with a voltage input and a current output) amplifier 2 having an input chopper 9 and an output chopper 10 for chopping an output signal produced by the first operational transconductance amplifier.
- a switched capacitor notch filter 15 filters the chopped output signal by operating synchronously with the chopping frequency of the output chopper stage to filter ripple voltages that otherwise would be produced by the output chopper stage.
- a second operational transconductance amplifier 3 amplifies the notch filter output.
- the input signal Vin is fed forward, summed with the output of the second operational transconductance amplifier 3 , and applied to the input of a third operational transconductance amplifier or operational amplifier 4 . Ripple noise and offset are substantially reduced.
- the chopper-stabilized amplifier in Prior Art FIG. 1 generates residual error on its inputs 7 A and 7 B due to charge injection from the chopping signal, and this results in an increase in input bias current. That is, averaging of the mismatches of chopper switch charge injection due to minute (e.g., roughly 10 ⁇ 13 farad) parasitic capacitances generates a DC bias current component that flows into one side of the chopping switches and out of the other side.
- decreasing the chopping clock frequency reduces the input bias current, it also results in increased ripple voltage or requires an unacceptable increase in the size of the notch filter capacitors. (Note that this would also be true for a continuous-time filter; that is, decreasing the chopping clock frequency would result in increased ripple voltage or would require an unacceptable increase in capacitances in the continuous-time filter.)
- Prior Art FIG. 2 herein discloses an amplifier AMP as shown in FIG. 2 of the above mentioned '626 patent.
- Amplifier AMP in Prior Art FIG. 2 includes a pair of chopping switch circuits or “choppers” CHFP i and CHP o for reducing the DC offset and the noise produced by amplifier AMP.
- choppers CHP i and CHP o operate at a high frequency.
- the DC offset cancellation is not optimal because charge injection of the switches in choppers CHP i and CHP o produces a DC offset.
- amplifier AMP is provided with additional offset cancellation circuitry formed, for example, by another pair of choppers CHP fi , and CHP fo .
- Choppers CHP fi and CHP fo operate synchronously with choppers CHP fi and CHP fo but at a relatively low frequency.
- the combination of choppers CHP i and CHP o and additional choppers CHP fi and CHP fo ensures optimal DC offset cancellation.
- this technique referred to as “nested chopping”, increases parasitics on the output affecting input offset voltage performance. Nevertheless, this results in better trade-offs between the ripple voltage sent to the next stage if chopping frequency is increased on choppers CHP i and CHP o and the lower residual offset voltage due to charge injection in the chopping switches that occurs if the chopping frequency is decreased on CHP fi and CHP fo .
- the present invention provides a chopper-stabilized circuit ( 1 ) that includes pre-chopping circuitry ( 26 ) for chopping an input signal (Vin) at a first frequency to generate a first chopped signal.
- Main chopping circuitry ( 9 ) chops the first chopped signal at a second frequency substantially greater than the first frequency to produce a second chopped signal.
- Post-chopping circuitry ( 30 ) chops the second chopped signal at the first frequency to produce a third chopped signal that is applied to an input of a signal conditioning circuit ( 2 ).
- Output chopping circuitry ( 10 ) chops an output of the signal conditioning circuit at the second frequency to generate a fourth chopped signal.
- the fourth chopped signal is filtered.
- the filtering is performed by means of a switched capacitor notch filter.
- the first frequency is a sub-harmonic of the second frequency.
- the invention provides a chopper-stabilized circuit ( 1 - 1 ) including a signal conditioning circuit ( 2 ) and pre-chopping circuitry ( 26 ) which pre-chops an input signal (Vin) at a first chopping frequency to produce a first chopped signal.
- First chopping circuitry ( 9 ) chops the first signal at a second chopping frequency greater than the first chopping frequency to produce a second chopped signal.
- Post-chopping circuitry ( 30 ) chops the second chopped signal at the first chopping frequency to produce a third chopped signal and applies the third chopped signal to an input of the signal conditioning circuit ( 2 ).
- Second chopping circuitry ( 10 ) is coupled to an output ( 13 A,B) of the signal conditioning circuit ( 2 ) and chops an output signal produced by the signal conditioning circuit ( 2 ) at the second chopping frequency to generate a fourth chopped signal.
- the signal conditioning circuit includes a first operational transconductance amplifier ( 2 ), and the first chopping frequency is a sub-harmonic of the second chopping frequency. In one example, the first chopping frequency is 1/16 of the second chopping frequency.
- filter circuitry ( 15 ) is coupled to filter the fourth chopped signal to generate a filtered output signal.
- the filter circuitry ( 15 ) includes a switched capacitor notch filter ( 15 ) having an input coupled to receive the fourth chopped signal, wherein the switched capacitor notch filter ( 15 ) operates to perform an integrate and transfer function on the fourth chopped signal to filter it by operating synchronously with the chopping by the second chopping circuitry ( 10 ) to notch filter ripple voltages that otherwise would occur in the output of the second chopping circuitry ( 10 ).
- switching of the switched capacitor notch filter ( 15 ) is 90 degrees out of phase with the chopping of the output signal produced by the first operational transconductance amplifier ( 2 ).
- a second operational transconductance amplifier ( 3 ) has an input coupled to an output ( 22 A, 22 B) of the notch filter ( 15 ).
- a third operational transconductance amplifier ( 4 ) has an input coupled to an output ( 23 ) of the second operational transconductance amplifier ( 3 )
- a fourth operational transconductance amplifier ( 5 ) has an input coupled to receive the input signal (Vin) and an output coupled to the output ( 23 ) of the second operational transconductance amplifier ( 3 ).
- the input of the notch filter ( 15 ) includes first ( 14 A) and second ( 14 B) input terminals, and also includes first ( 22 A) and second ( 22 B) output terminals.
- the notch filter ( 15 ) includes a first path including a first switch ( 16 A) coupled between the first input terminal ( 14 A) and a first conductor ( 17 ), a second switch ( 21 A) coupled between the first conductor ( 17 ) and the first output terminal ( 22 A), a third switch ( 16 B) coupled between the second input terminal ( 14 B) and a second conductor ( 18 ), and a fourth switch ( 21 C) coupled between the second conductor ( 18 ) and the second output terminal ( 22 B).
- a second path includes a fifth switch ( 16 C) coupled between the first input terminal ( 14 A) and a third conductor ( 19 ), a sixth switch ( 21 B) coupled between the third conductor ( 19 ) and the first output terminal ( 22 A), a seventh switch ( 16 D) coupled between the second input terminal ( 14 B) and a fourth conductor ( 20 ), and an eighth switch ( 21 D) coupled between the fourth conductor ( 20 ) and the second output terminal ( 22 B).
- a first integrate and transfer capacitor (C 5 ) is coupled between the first ( 17 ) and second ( 18 ) conductors and a second integrate and transfer capacitor (C 6 ) coupled between the third ( 19 ) and fourth ( 20 ) conductors.
- the first ( 16 A), third ( 16 B), sixth ( 21 B) and eighth ( 21 D) switches are controlled by a first clock signal (Phase 3 ) and the second ( 21 A), fourth ( 21 C), fifth ( 16 C), and seventh ( 16 D) switches are controlled by a second clock signal (Phase 4 ), wherein the first (Phase 3 ) and second (Phase 4 ) clock signals are out of phase with each other.
- transitions of the first (Phase 3 ) and second (Phase 4 ) clock signals are shifted with respect to transitions of a chopping signal of the second chopping circuitry ( 10 ).
- transitions of the first (Phase 3 ) and second (Phase 4 ) clock signals are shifted by 90 degrees with respect to transitions of a chopping signal of the second chopping circuitry ( 10 ).
- the notch filter ( 15 ) operates synchronously with a chopping signal of the second chopping circuitry ( 10 ) to cause a charge at the input ( 14 A,B) of the notch filter ( 15 ) to be integrated onto a first integrate and transfer capacitor (C 5 ) during the first clock signal (Phase 3 ) and onto the second integrate and transfer capacitor (C 6 ) during the second clock signal (Phase 4 ) and to cause the charge held on the first integrate and transfer capacitor (C 5 ) to be transferred to the output ( 22 A,B) of the notch filter ( 15 ) during the second clock signal (Phase 4 ) and to cause the charge held on the second integrate and transfer capacitor (C 6 ) to be transferred to the output ( 22 A,B) of the notch filter ( 15 ) during the first clock signal (Phase 3 ).
- the invention provides a method of operating a chopper-stabilized circuit ( 1 ) including a signal conditioning circuit ( 2 ) so as to reduce ripple noise without substantially increasing input bias current, the method including chopping an input signal (Vin) at a first chopping frequency to generate a first chopped signal; chopping the first chopped signal at a second chopping frequency substantially greater than the first chopping frequency to produce a second chopped signal; chopping the second chopped signal at the first chopping frequency to produce a third chopped signal and applying the third chopped signal to an input of the signal conditioning circuit ( 2 ); and chopping an output signal of the signal conditioning circuit ( 2 ) at the second chopping frequency to generate a fourth chopped signal.
- the method includes filtering the fourth chopped signal to generate a filtered output signal.
- the method includes filtering the fourth chopped signal by means of a switched capacitor notch filter ( 15 ) having an input coupled to receive the fourth chopped signal ( 14 A,B), and also includes operating the switched capacitor notch filter ( 15 ) by performing an integrate and transfer function on the fourth chopped signal synchronously with the fourth chopped signal to notch filter ripple voltages from the fourth chopped signal ( 14 A,B).
- the invention provides a chopper-stabilized circuit ( 1 ) including a signal conditioning circuit ( 2 ); means ( 26 ) for chopping an input signal (Vin) at a first chopping frequency to generate a first chopped signal; means ( 9 ) for chopping the first chopped signal at a second chopping frequency substantially greater than the first chopping frequency to produce a second chopped signal; means ( 30 ) for chopping the second chopped signal at the first chopping frequency to produce a third chopped signal and applying the third chopped signal to an input of the signal conditioning circuit ( 2 ); and means ( 10 ) for chopping an output signal produced by the signal conditioning circuit ( 2 ) at the second chopping frequency to generate a fourth chopped signal.
- FIG. 1 is a copy of FIG. 3 ⁇ of commonly owned prior art U.S. Pat. No. 7,292,095.
- FIG. 2 is a copy of FIG. 2 of prior art U.S. Pat. No. 6,262,626.
- FIG. 3A is a schematic diagram of an embodiment of the present invention.
- FIG. 3B is a schematic diagram of another embodiment of the present invention.
- FIG. 4 is a timing diagram useful in explaining the operation of the circuit shown in FIG. 3 .
- operational amplifier 1 - 1 includes ( ⁇ ) input conductor 7 A and (+) input conductor 7 B by means of which an input signal Vin is applied to input chopping stage 8 , which includes a low-frequency pre-chopping circuit 26 , a high-frequency chopping circuit 9 , and a low-frequency post-chopping circuit 30 .
- Pre-chopping circuit 26 includes switches 26 - 1 and 26 - 2 having first terminals connected to ( ⁇ ) input conductor 7 A and switches 26 - 3 and 26 - 4 having first terminals connected to (+) input conductor 7 B.
- Switches 26 - 1 and 26 - 3 have second terminals connected by conductor 28 A to one input of input chopping circuit 9
- switches 9 - 2 and 9 - 4 have second terminals connected by conductor 28 B to another input of input chopping circuit 9
- Input chopping circuit 9 includes switches 9 - 1 and 9 - 2 having first terminals connected to conductor 28 A and switches 9 - 3 and 9 - 4 having first terminals connected to conductor 28 B.
- Switches 9 - 1 and 9 - 3 have second terminals connected by conductor 29 A to one input of post-chopping circuit 30
- switches 9 - 2 and 9 - 4 have second terminals connected by conductor 29 B to another input of post-chopping circuit 30 .
- Post-chopping circuit 30 includes switches 30 - 1 and 30 - 2 having first terminals connected to conductor 29 A and switches 30 - 3 and 30 - 4 having first terminals connected to conductor 29 B.
- Switches 30 - 1 and 30 - 3 have second terminals connected to the (+) input of operational transconductance amplifier 2
- switches 30 - 2 and 30 - 4 have second terminals connected to the ( ⁇ ) input of operational transconductance amplifier 2 .
- block 2 in FIG. 3A may represent any of a variety of signal conditioning circuits that operate on the basic input signal such as a generalized amplifier, an operational transconductance amplifier, or a circuit that provides more complex signal conditioning.
- the signal conditioning circuit may include an ADC wherein an analog input signal is digitized and the results are digitally processed.
- the signal conditioning circuit could include an analog voltage amplifier.
- Output conductors 13 A and 13 B of operational transconductance amplifier 2 are connected to output chopping circuit 10 , which includes switches 1001 and 10 - 2 having first terminals connected to conductor 13 A and switches 10 - 3 and 10 - 4 having first terminals connected to conductor 13 B.
- Chopping switches 10 - 1 and 10 - 3 have second terminals connected to conductor 14 A
- chopping switches 10 - 2 and 10 - 4 have second terminals connected to conductor 14 B.
- the chopped output of operational transconductance amplifier 2 produced between conductors 14 A and 14 B is applied to the differential inputs of a switched capacitor notch filter 15 .
- Pre-chopping circuit 26 has the same kinds of mismatches as input chopping circuit 9 . Since the input bias current at input conductors 7 A and 7 B is proportional to the lower chopping clock frequency of PH 1 and PH 2 , the input bias current at input conductors 7 A and 7 B of chopper-stabilized amplifier 1 - 1 of FIG. 3A is substantially reduced compared to what it is in Prior Art FIG. 1 . For example, if the pre-chopping frequency is reduced by a factor of 64 relative to the chopping frequency input chopping circuit 9 , the input bias current at input terminals 7 A and 7 B is reduced by a factor of about 64 compared to the input bias current at input terminals 7 A and 7 B and Prior Art FIG.
- Pre-chopping switches 26 accomplish a first order cancellation of the errors due to chopping switches 9 .
- the output of operational amplifier 1 - 1 of FIG. 3A can be applied to a conventional continuous-time filter, or it can be applied to a switched capacitor notch filter as shown in Prior Art FIG. 1 . Furthermore, the output of operational amplifier 1 - 1 could be applied to a filter based on some other filtering methodology.
- FIG. 3B shows a chopper-stabilized operational amplifier 1 - 2 that includes the basic chopper-stabilized operational amplifier 1 - 1 of FIG. 3A , with its output conductors 14 A and 14 B coupled to the inputs of a notch filter 15 .
- Notch filter 15 can be the switched capacitor notch filter shown in Prior Art FIG. 1 or it can be a conventional continuous-time filter.
- Switched capacitor notch filter 15 (which is a low pass filter with notches at the chopping frequency fs and its harmonics) includes switch 16 A connected between conductors 14 A and 17 , switch 16 B connected between conductors 14 B and 18 , switch 16 C connected between conductors 14 A and 19 , and switch 16 D connected between conductors 14 B and 20 .
- Conductor 14 B is also connected to one terminal of a compensation capacitor C 3 b , the other terminal of which is connected to ground.
- Conductor 14 A also is connected to one terminal of a compensation capacitor C 2 b , the other terminal of which is connected to Vout conductor 25 .
- Switched capacitor notch filter 15 also includes switch 21 A connected between conductors 17 and 22 A, switch 21 B connected between conductors 19 and 22 A, switch 21 C connected between conductors 18 and 22 B, and switch 21 D connected between conductors 20 and 22 B.
- Capacitor C 4 is connected between output conductors 22 A and 22 B of notch filter 15 .
- the (+) input conductor 7 B of operational amplifier 1 is connected to the ( ⁇ ) input of operational transconductance amplifier 5 , the (+) input of which is connected to the ( ⁇ ) input conductor 7 A of operational amplifier 1 .
- a feed-forward operational transconductance amplifier 5 is connected by conductor 23 of the ( ⁇ ) input of operational amplifier 4 , which alternatively can be a transconductance operational amplifier.
- operational amplifier 4 which alternatively can be a transconductance operational amplifier.
- Capacitor C 4 might be optional in some cases, but it has been found to provide somewhat improved charge transfer, somewhat improved filtering and ripple noise reduction, and/or somewhat improved frequency compensation.
- transconductances of operational transconductance amplifiers 2 and 3 , operational amplifier (or transconductance operational amplifier) 4 , and transconductance operational amplifier 5 are gm 1 , gm 2 , gm 3 , and gm 4 , respectively.
- Notch filter 15 includes two parallel signal paths, each with switches operating at the same frequency fs as the chopping signals shown in FIG. 4 but with a 1 ⁇ 4 period delay.
- the 1 ⁇ 4 period delays allow integrating of the amplified signal and the offset of input operational transconductance amplifier 2 in half the cycle of the chopping frequency.
- the switching frequency of notch filter 15 can be different than the chopping frequency fs.
- the switching frequency of notch filter 15 can be one half of the chopping frequency fs, with no delay, in which case the amplified signal and the offset and ripple components therein are integrated over an entire chopping frequency cycle.
- Notch filter output conductor 22 A is connected to the (+) input of operational transconductance amplifier 3 and to one terminal of a compensation capacitor C 2 a , the other terminal of which is connected to output conductor 25 .
- Notch filter output conductor 22 B is connected to the ( ⁇ ) input of operational transconductance amplifier 3 and to one terminal of a compensation capacitor C 3 a , the other terminal of which is connected to ground.
- the output of operational transconductance amplifier 3 is connected by conductor 23 to the ( ⁇ ) input of transconductance operational amplifier or operational amplifier 4 (hereinafter referred to as operational amplifier 4 ), the output of which is connected to output conductor 25 and the (+) input of which is connected to ground.
- Conductor 23 also is connected to one terminal of compensation capacitor C 1 , the other terminal of which is connected to output conductor 25 on which the output Vout of chopper-stabilized operational amplifier 1 is generated.
- the timing diagram shown in FIG. 4 illustrates four synchronized clock signals Phase 1 , Phase 2 , Phase 3 , and Phase 4 which can be used to control the various chopping switches and filter switches as shown in FIGS. 3A and 3B .
- Phase 1 controls chopping switches 9 - 1 , 9 - 4 , 10 - 1 , and 10 - 4
- Phase 2 controls chopping switches 9 - 2 , 9 - 3 , 10 - 2 , and 10 - 3
- Phase 3 controls notch filter switches 16 A, 16 B, 21 B, and 21 D
- Phase 4 controls switches 16 C, 16 D, 21 A and 21 C.
- the Phase 3 and Phase 4 notch filter clocking signals operate at the same frequency fs as the chopping signals Phase 1 and Phase 2 but are 90 degrees out of phase with them. (However, the Phase 3 and Phase 4 notch filter clocking signals could operate at half the chopping frequency, i.e. at fs/2, as the chopping signals Phase 1 and Phase 2 but in phase with them.)
- the four clock signals are referenced to or derived from an internal clock signal.
- the timing diagram of FIG. 4 also illustrates the chopping signal PH 1 which controls switches 26 - 1 , 26 - 4 , 30 - 1 , and 30 - 4 , and also illustrates chopping signal PH 2 which controls switches 26 - 2 , 26 - 3 , 30 - 2 , and 30 - 3 .
- PH 1 is a sub-harmonic of Phase 1
- PH 2 is a sub-harmonic of Phase 2 .
- the edges of the lower frequency sub-harmonic pre- and post-chopping clock signals may be either aligned with or mis-aligned with various edges of the higher frequency main chopping clock signals.
- Chopper-stabilized amplifier 1 - 2 circuit in FIG. 3B first operates for a relatively long time during one phase of the pre- and post-chopping clock signal, and then operates for a relatively long time, with the signal path through pre-chopping circuit 26 and post-chopping circuit 30 being swapped, so mismatches result in the opposite polarity of input bias current during the next phase of the pre- and post-chopping clock signal.
- the signal sees the exact same thing, but the polarity of the error signal in the chopping switches due to mismatch of the capacitances are swapped.
- Adding low-frequency pre-chopping switches 26 and post-chopping switches 30 which operate at a desired subharmonic frequency significantly reduces the bias current caused by mismatches in the high-frequency input chopping switches 9 , but introduces new errors that are caused by pre-chopping switches 26 and post-chopping switches 30 . However, these new errors are reduced because switches 26 and 30 operate at a substantially lower frequency than input chopping switches 9 .
- the rest of the amplifier path signal path does not “see” low frequency switches 26 and 30 because they are operated synchronously with main switches 9 and there is no signal delay through the amplifier signal path.
- low frequency pre-chopping switches 26 ahead of high frequency input chopping switches and the use of low frequency post-chopping switches 30 after high-frequency main switches 9 and operating switches 26 and 30 at a frequency which is a sub-harmonic of the main chopping frequency reduces the input bias current without trading off ripple voltage increases that otherwise would occur is if the main chopping clock frequency is reduced. There are two reasons that this arrangement reduces input bias current. First, lowering the pre-chopping frequency for switches 26 causes a reduction of the input bias current because it is linearly proportional to the pre-chopping clock frequency.
- the lower operating frequency of pre-chopping switches 26 allows more time for averaging the differential current (wherein one node with parasitic capacitances within the pre-chopping switches has current flowing in and another node also with parasitic capacitances has current flowing out). Such current flowing in and current flowing out have been induced by charge injection from the higher frequency input chopping switches 9 . Then the error associated with the current flowing in and the current flowing out is canceled by inverting the error and then summing or integrating it over time. Furthermore, the phase of the slower chopping clock signal can be shifted with respect to the fast chopping clock to avoid interactions between clock glitches.
- the embodiment of the invention shown in FIG. 3B provides a chopper-stabilized operational amplifier using a switched capacitor notch filter with synchronous integration in a continuous time signal path to reduce chopping noise to a level well below the total rms noise of the operational amplifier, wherein low-frequency pre-chopping switches 26 and post-chopping switches 30 provide substantially reduced input bias current without requiring reduction of the frequency of main input chopping switches 9 .
- the chopper-stabilized operational amplifier nevertheless maintains the benefits of chopper stabilization while attenuating the ripple voltage at the chopping frequency fs.
- the invention thereby provides a chopper-stabilized operational amplifier having substantially reduced output ripple voltage compared to conventional chopper-stabilized amplifiers.
- the invention is particularly advantageous in micropower integrated circuit applications and/or low noise applications.
- the above described technique was evaluated by means of a test wafer wherein the ratio of the Phase 1 clock signal to the sub-harmonic PH 1 clock signal was 1 to 16. This resulted in a reduction of the input bias current by a factor of approximately 4.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Abstract
Description
- The present invention relates generally to chopper-stabilized operational amplifiers. The invention also relates to chopper-stabilized operational amplifiers which include notch filters to reduce output ripple voltage due to the chopping signals. The invention relates more particularly to improvements which substantially reduce input bias current without necessarily decreasing chopping clock voltage level levels, without causing increased chopping-clock-induced ripple voltages, and/or without the need to increase notch filter capacitor size.
- Chopper-stabilized operational amplifiers used as stand alone operational amplifiers provide excellent offset voltage and offset voltage drift performance without the need for trimming of components to reduce offset and drift. This means that in addition to good DC performance, chopper-stabilized operational amplifiers also have advantages of reduced integrated circuit die size and lower product cost. However, a major drawback of the known prior art chopper stabilization circuitry is the associated increased input bias current. (The term “input bias current” (not to be confused with the term “quiescent supply current”) refers only to the current required to flow into the signal path of the
input terminals - The input bias current of a chopper-stabilized CMOS operational amplifier is significantly larger than that of a standard CMOS operational amplifier because of charge injection and clock feed-through induced from the input chopping switches.
- It should be understood that the above mentioned charge injection occurs at the input chopping switches of a chopper-stabilized amplifier and results in a DC current component i.e., a DC offset, of the chopper-stabilized amplifier. An input chopping stage is coupled to two input terminals to which a differential input signal is applied, and that results in an injected charge flowing into or out of each of the two input terminals, respectively, at a rate proportional to the chopping frequency. Any mismatches in the chopping switches and/or associated parasitic elements cause a difference between the amount of injected charge that flows into and out of the two input terminals, respectively. If that difference in the injected charge is integrated over time, e.g., over any chopping period, a net amount of injected charge flows into or out of the two input terminals over any chopping cycle, and by definition, is a DC current or DC offset. Thus, relatively small spikes of current may be flowing into and out of each of the positive and negative input terminals, respectively of the chopper-stabilized amplifier. For example, if a positive current spike and the corresponding negative current spike are not precisely matched, there is a recurring “net current spike” that is integrated over time. That results in the above mentioned input bias current, which is a DC current. In this example, if a net current of 100 picoamperes flows into the positive input of the chopper-stabilized amplifier due to the above mentioned mismatches, there will be 100 picoamperes flowing out of the negative input (because of conservation of charge principles).
- While the lowest possible chopping clock voltage level and smallest possible chopping switch size should always be used to minimize charge injection and clock feed-through, there is not much design flexibility for adjusting these two variables in order to meet certain design specifications, such as noise, speed, and signal level. Also, even though good integrated circuit layout practice should always be used to minimize parasitics, there is always random variation that contributes significantly to a distribution of the input bias current. Lowering the chopping frequency reduces input bias current, but leads to the need for larger filter capacitors to maintain a similar level of chopping ripple (i.e., chopping-clock-induced ripple or “ripple noise”) at the amplifier output.
- It is highly desirable that integrated circuit operational amplifiers have low offset voltage, low noise, low offset drift, and good signal stability. Chopper stabilization and auto-zeroing are two common techniques that have been widely used to reduce amplifier offset voltage and drift.
- (For example, conventional chopper stabilization would typically reduce a 5 millivolt offset voltage to roughly 5 microvolts.) Modern chopper-stabilized operational amplifiers and auto-zero operational amplifiers have significantly reduced, or even essentially eliminated, the amount switching noise compared to previous designs. However, the improved design techniques used in modern chopper-stabilized operational amplifiers and auto-zero operational amplifiers result in trade-offs between input referred noise and quiescent supply current (Iq). The inherent trade-offs between basic chopper-stabilized amplifiers and auto-zero amplifiers are well known. While auto-zeroing methods provide low ripple noise at the amplifier output, its in-band noise is high due to aliasing or noise folding. On the other hand, chopper stabilization techniques present lower in-band noise due to absence of noise folding, but output ripple noise is relatively higher. Basic chopper-stabilized amplifiers maintain the broadband noise characteristics of their input stages but “shift” or modulate the input offset voltages up in frequency to the chopping frequency. This creates large ripple voltages at the amplifier outputs. Although basic auto-zero amplifiers do not shift their input offset to their auto-zero frequency like chopper-stabilized amplifiers, auto-zero amplifiers suffer from aliasing or folding back of their broadband noise spectrums during their zeroing cycles. This increases the overall input referred noise of auto-zero amplifiers.
- It can be shown that for an ideal input stage, the square of the input referred noise is inversely proportional to the quiescent supply current Iq of the amplifier, which causes the basic auto-zero amplifiers to have significantly increased quiescent supply current Iq in order to achieve the desired noise levels, including the aliasing or noise folding. This makes it very desirable to use chopper-stabilized amplifiers in micropower applications and to find a way of solving the basic problem of ripple noise at the chopping frequency.
- The closest prior art to the present invention is believed to include commonly owned U.S. Pat. No. 7,292,095 entitled “Notch Filter for Ripple Reduction in Chopper Stabilized Amplifiers” issued Nov. 6, 2007 to the present inventors, and incorporated herein by reference. Also see the related article by the present inventors entitled “A Micropower Chopper-Stabilized Operational Amplifier Using a SC Notch Filter with Synchronous Integration inside the Continuous-Time Signal Path”, IEEE Journal of Solid-State Circuits, Vol. 41, No. 12, December 2006. The closest prior art also is believed to include U.S. Pat. No. 6,262,626 entitled “Circuit Comprising Means for Reducing the DC-Offset and the Noise Produced by an Amplifier” issued Jul. 17, 2001 to Bakker et al.
- Prior Art
FIG. 1 herein is the same as FIG. 3β of the above mentioned '095 patent. In Prior ArtFIG. 1 , chopper stabilizedamplifier 1C receives an input signal Vin and includes a first operational transconductance (i.e., with a voltage input and a current output)amplifier 2 having aninput chopper 9 and anoutput chopper 10 for chopping an output signal produced by the first operational transconductance amplifier. A switchedcapacitor notch filter 15 filters the chopped output signal by operating synchronously with the chopping frequency of the output chopper stage to filter ripple voltages that otherwise would be produced by the output chopper stage. A secondoperational transconductance amplifier 3 amplifies the notch filter output. The input signal Vin is fed forward, summed with the output of the secondoperational transconductance amplifier 3, and applied to the input of a third operational transconductance amplifier oroperational amplifier 4. Ripple noise and offset are substantially reduced. - Unfortunately, the chopper-stabilized amplifier in Prior Art
FIG. 1 generates residual error on itsinputs - Prior Art
FIG. 2 herein discloses an amplifier AMP as shown in FIG. 2 of the above mentioned '626 patent. Amplifier AMP in Prior ArtFIG. 2 includes a pair of chopping switch circuits or “choppers” CHFPi and CHPo for reducing the DC offset and the noise produced by amplifier AMP. To obtain optimal noise reduction, choppers CHPi and CHPo operate at a high frequency. As a result, the DC offset cancellation is not optimal because charge injection of the switches in choppers CHPi and CHPo produces a DC offset. To overcome this problem, amplifier AMP is provided with additional offset cancellation circuitry formed, for example, by another pair of choppers CHPfi, and CHPfo. Choppers CHPfi and CHPfo operate synchronously with choppers CHPfi and CHPfo but at a relatively low frequency. The combination of choppers CHPi and CHPo and additional choppers CHPfi and CHPfo ensures optimal DC offset cancellation. However, this technique, referred to as “nested chopping”, increases parasitics on the output affecting input offset voltage performance. Nevertheless, this results in better trade-offs between the ripple voltage sent to the next stage if chopping frequency is increased on choppers CHPi and CHPo and the lower residual offset voltage due to charge injection in the chopping switches that occurs if the chopping frequency is decreased on CHPfi and CHPfo. - There is an unmet need for a chopper-stabilized amplifier which has extremely low output ripple noise and which also has low input bias current.
- There is an unmet need for a chopper-stabilized amplifier which has extremely low output ripple noise and which also has low input bias current.
- Briefly described, and in accordance with one embodiment, the present invention provides a chopper-stabilized circuit (1) that includes pre-chopping circuitry (26) for chopping an input signal (Vin) at a first frequency to generate a first chopped signal. Main chopping circuitry (9) chops the first chopped signal at a second frequency substantially greater than the first frequency to produce a second chopped signal. Post-chopping circuitry (30) chops the second chopped signal at the first frequency to produce a third chopped signal that is applied to an input of a signal conditioning circuit (2). Output chopping circuitry (10) chops an output of the signal conditioning circuit at the second frequency to generate a fourth chopped signal. In one embodiment, the fourth chopped signal is filtered. In one embodiment, the filtering is performed by means of a switched capacitor notch filter. The first frequency is a sub-harmonic of the second frequency.
- In one embodiment, the invention provides a chopper-stabilized circuit (1-1) including a signal conditioning circuit (2) and pre-chopping circuitry (26) which pre-chops an input signal (Vin) at a first chopping frequency to produce a first chopped signal. First chopping circuitry (9) chops the first signal at a second chopping frequency greater than the first chopping frequency to produce a second chopped signal. Post-chopping circuitry (30) chops the second chopped signal at the first chopping frequency to produce a third chopped signal and applies the third chopped signal to an input of the signal conditioning circuit (2). Second chopping circuitry (10) is coupled to an output (13A,B) of the signal conditioning circuit (2) and chops an output signal produced by the signal conditioning circuit (2) at the second chopping frequency to generate a fourth chopped signal. In the described embodiments, the signal conditioning circuit includes a first operational transconductance amplifier (2), and the first chopping frequency is a sub-harmonic of the second chopping frequency. In one example, the first chopping frequency is 1/16 of the second chopping frequency.
- In one embodiment, filter circuitry (15) is coupled to filter the fourth chopped signal to generate a filtered output signal. In one embodiment, the filter circuitry (15) includes a switched capacitor notch filter (15) having an input coupled to receive the fourth chopped signal, wherein the switched capacitor notch filter (15) operates to perform an integrate and transfer function on the fourth chopped signal to filter it by operating synchronously with the chopping by the second chopping circuitry (10) to notch filter ripple voltages that otherwise would occur in the output of the second chopping circuitry (10). In one embodiment, switching of the switched capacitor notch filter (15) is 90 degrees out of phase with the chopping of the output signal produced by the first operational transconductance amplifier (2).
- In one embodiment, a second operational transconductance amplifier (3) has an input coupled to an output (22A,22B) of the notch filter (15). In one embodiment, a third operational transconductance amplifier (4) has an input coupled to an output (23) of the second operational transconductance amplifier (3), and a fourth operational transconductance amplifier (5) has an input coupled to receive the input signal (Vin) and an output coupled to the output (23) of the second operational transconductance amplifier (3).
- In one embodiment, the input of the notch filter (15) includes first (14A) and second (14B) input terminals, and also includes first (22A) and second (22B) output terminals. The notch filter (15) includes a first path including a first switch (16A) coupled between the first input terminal (14A) and a first conductor (17), a second switch (21A) coupled between the first conductor (17) and the first output terminal (22A), a third switch (16B) coupled between the second input terminal (14B) and a second conductor (18), and a fourth switch (21C) coupled between the second conductor (18) and the second output terminal (22B). A second path includes a fifth switch (16C) coupled between the first input terminal (14A) and a third conductor (19), a sixth switch (21B) coupled between the third conductor (19) and the first output terminal (22A), a seventh switch (16D) coupled between the second input terminal (14B) and a fourth conductor (20), and an eighth switch (21D) coupled between the fourth conductor (20) and the second output terminal (22B). A first integrate and transfer capacitor (C5) is coupled between the first (17) and second (18) conductors and a second integrate and transfer capacitor (C6) coupled between the third (19) and fourth (20) conductors.
- In a described embodiment, the first (16A), third (16B), sixth (21B) and eighth (21D) switches are controlled by a first clock signal (Phase3) and the second (21A), fourth (21C), fifth (16C), and seventh (16D) switches are controlled by a second clock signal (Phase4), wherein the first (Phase3) and second (Phase4) clock signals are out of phase with each other. In one embodiment, transitions of the first (Phase3) and second (Phase4) clock signals are shifted with respect to transitions of a chopping signal of the second chopping circuitry (10). In one embodiment, transitions of the first (Phase3) and second (Phase4) clock signals are shifted by 90 degrees with respect to transitions of a chopping signal of the second chopping circuitry (10).
- In a described embodiment, the notch filter (15) operates synchronously with a chopping signal of the second chopping circuitry (10) to cause a charge at the input (14A,B) of the notch filter (15) to be integrated onto a first integrate and transfer capacitor (C5) during the first clock signal (Phase3) and onto the second integrate and transfer capacitor (C6) during the second clock signal (Phase4) and to cause the charge held on the first integrate and transfer capacitor (C5) to be transferred to the output (22A,B) of the notch filter (15) during the second clock signal (Phase4) and to cause the charge held on the second integrate and transfer capacitor (C6) to be transferred to the output (22A,B) of the notch filter (15) during the first clock signal (Phase3).
- In one embodiment, the invention provides a method of operating a chopper-stabilized circuit (1) including a signal conditioning circuit (2) so as to reduce ripple noise without substantially increasing input bias current, the method including chopping an input signal (Vin) at a first chopping frequency to generate a first chopped signal; chopping the first chopped signal at a second chopping frequency substantially greater than the first chopping frequency to produce a second chopped signal; chopping the second chopped signal at the first chopping frequency to produce a third chopped signal and applying the third chopped signal to an input of the signal conditioning circuit (2); and chopping an output signal of the signal conditioning circuit (2) at the second chopping frequency to generate a fourth chopped signal. In one embodiment, the method includes filtering the fourth chopped signal to generate a filtered output signal.
- In one embodiment, the method includes filtering the fourth chopped signal by means of a switched capacitor notch filter (15) having an input coupled to receive the fourth chopped signal (14A,B), and also includes operating the switched capacitor notch filter (15) by performing an integrate and transfer function on the fourth chopped signal synchronously with the fourth chopped signal to notch filter ripple voltages from the fourth chopped signal (14A,B).
- In one embodiment, the invention provides a chopper-stabilized circuit (1) including a signal conditioning circuit (2); means (26) for chopping an input signal (Vin) at a first chopping frequency to generate a first chopped signal; means (9) for chopping the first chopped signal at a second chopping frequency substantially greater than the first chopping frequency to produce a second chopped signal; means (30) for chopping the second chopped signal at the first chopping frequency to produce a third chopped signal and applying the third chopped signal to an input of the signal conditioning circuit (2); and means (10) for chopping an output signal produced by the signal conditioning circuit (2) at the second chopping frequency to generate a fourth chopped signal.
-
FIG. 1 is a copy of FIG. 3β of commonly owned prior art U.S. Pat. No. 7,292,095. -
FIG. 2 is a copy of FIG. 2 of prior art U.S. Pat. No. 6,262,626. -
FIG. 3A is a schematic diagram of an embodiment of the present invention. -
FIG. 3B is a schematic diagram of another embodiment of the present invention. -
FIG. 4 is a timing diagram useful in explaining the operation of the circuit shown inFIG. 3 . - Referring to
FIG. 3A , operational amplifier 1-1 includes (−)input conductor 7A and (+)input conductor 7B by means of which an input signal Vin is applied to input choppingstage 8, which includes a low-frequency pre-chopping circuit 26, a high-frequency chopping circuit 9, and a low-frequency post-chopping circuit 30.Pre-chopping circuit 26 includes switches 26-1 and 26-2 having first terminals connected to (−)input conductor 7A and switches 26-3 and 26-4 having first terminals connected to (+)input conductor 7B. Switches 26-1 and 26-3 have second terminals connected byconductor 28A to one input ofinput chopping circuit 9, and switches 9-2 and 9-4 have second terminals connected byconductor 28B to another input ofinput chopping circuit 9.Input chopping circuit 9 includes switches 9-1 and 9-2 having first terminals connected toconductor 28A and switches 9-3 and 9-4 having first terminals connected toconductor 28B. Switches 9-1 and 9-3 have second terminals connected byconductor 29A to one input ofpost-chopping circuit 30, and switches 9-2 and 9-4 have second terminals connected byconductor 29B to another input ofpost-chopping circuit 30.Post-chopping circuit 30 includes switches 30-1 and 30-2 having first terminals connected toconductor 29A and switches 30-3 and 30-4 having first terminals connected toconductor 29B. Switches 30-1 and 30-3 have second terminals connected to the (+) input ofoperational transconductance amplifier 2, and switches 30-2 and 30-4 have second terminals connected to the (−) input ofoperational transconductance amplifier 2. - It should be understood that
block 2 inFIG. 3A may represent any of a variety of signal conditioning circuits that operate on the basic input signal such as a generalized amplifier, an operational transconductance amplifier, or a circuit that provides more complex signal conditioning. For example, the signal conditioning circuit may include an ADC wherein an analog input signal is digitized and the results are digitally processed. In another example, the signal conditioning circuit could include an analog voltage amplifier. -
Output conductors operational transconductance amplifier 2 are connected tooutput chopping circuit 10, which includes switches 1001 and 10-2 having first terminals connected toconductor 13A and switches 10-3 and 10-4 having first terminals connected toconductor 13B. Chopping switches 10-1 and 10-3 have second terminals connected toconductor 14A, and chopping switches 10-2 and 10-4 have second terminals connected toconductor 14B. The chopped output ofoperational transconductance amplifier 2 produced betweenconductors capacitor notch filter 15. -
Pre-chopping circuit 26 has the same kinds of mismatches asinput chopping circuit 9. Since the input bias current atinput conductors input conductors FIG. 3A is substantially reduced compared to what it is in Prior ArtFIG. 1 . For example, if the pre-chopping frequency is reduced by a factor of 64 relative to the chopping frequencyinput chopping circuit 9, the input bias current atinput terminals input terminals FIG. 1 (assuming perfect cancellation out of chopping switches 9). Although perfect error cancellation is not achieved ininput chopping switches 9, a very substantial reduction in input bias current atterminals Pre-chopping switches 26 accomplish a first order cancellation of the errors due to chopping switches 9. - The output of operational amplifier 1-1 of
FIG. 3A can be applied to a conventional continuous-time filter, or it can be applied to a switched capacitor notch filter as shown in Prior ArtFIG. 1 . Furthermore, the output of operational amplifier 1-1 could be applied to a filter based on some other filtering methodology. -
FIG. 3B shows a chopper-stabilized operational amplifier 1-2 that includes the basic chopper-stabilized operational amplifier 1-1 ofFIG. 3A , with itsoutput conductors notch filter 15.Notch filter 15 can be the switched capacitor notch filter shown in Prior ArtFIG. 1 or it can be a conventional continuous-time filter. Switched capacitor notch filter 15 (which is a low pass filter with notches at the chopping frequency fs and its harmonics) includesswitch 16A connected betweenconductors switch 16B connected betweenconductors switch 16C connected betweenconductors conductors Conductor 14B is also connected to one terminal of a compensation capacitor C3 b, the other terminal of which is connected to ground.Conductor 14A also is connected to one terminal of a compensation capacitor C2 b, the other terminal of which is connected toVout conductor 25. - An “integrate and transfer” capacitor C5 is connected between
conductors conductors capacitor notch filter 15 also includesswitch 21A connected betweenconductors switch 21B connected betweenconductors switch 21C connected betweenconductors conductors output conductors notch filter 15. The (+)input conductor 7B ofoperational amplifier 1 is connected to the (−) input ofoperational transconductance amplifier 5, the (+) input of which is connected to the (−)input conductor 7A ofoperational amplifier 1. The output of a feed-forwardoperational transconductance amplifier 5 is connected byconductor 23 of the (−) input ofoperational amplifier 4, which alternatively can be a transconductance operational amplifier. (Capacitor C4 might be optional in some cases, but it has been found to provide somewhat improved charge transfer, somewhat improved filtering and ripple noise reduction, and/or somewhat improved frequency compensation.) - The transconductances of
operational transconductance amplifiers operational amplifier 5 are gm1, gm2, gm3, and gm4, respectively. -
Notch filter 15 includes two parallel signal paths, each with switches operating at the same frequency fs as the chopping signals shown inFIG. 4 but with a ¼ period delay. The ¼ period delays allow integrating of the amplified signal and the offset of inputoperational transconductance amplifier 2 in half the cycle of the chopping frequency. However, it should be noted that the switching frequency ofnotch filter 15 can be different than the chopping frequency fs. For example, the switching frequency ofnotch filter 15 can be one half of the chopping frequency fs, with no delay, in which case the amplified signal and the offset and ripple components therein are integrated over an entire chopping frequency cycle. - Notch
filter output conductor 22A is connected to the (+) input ofoperational transconductance amplifier 3 and to one terminal of a compensation capacitor C2 a, the other terminal of which is connected tooutput conductor 25. Notchfilter output conductor 22B is connected to the (−) input ofoperational transconductance amplifier 3 and to one terminal of a compensation capacitor C3 a, the other terminal of which is connected to ground. The output ofoperational transconductance amplifier 3 is connected byconductor 23 to the (−) input of transconductance operational amplifier or operational amplifier 4 (hereinafter referred to as operational amplifier 4), the output of which is connected tooutput conductor 25 and the (+) input of which is connected to ground.Conductor 23 also is connected to one terminal of compensation capacitor C1, the other terminal of which is connected tooutput conductor 25 on which the output Vout of chopper-stabilizedoperational amplifier 1 is generated. - The timing diagram shown in
FIG. 4 illustrates four synchronized clock signals Phase1, Phase2, Phase3, and Phase4 which can be used to control the various chopping switches and filter switches as shown inFIGS. 3A and 3B . Phase1 controls chopping switches 9-1, 9-4, 10-1, and 10-4, and Phase2 controls chopping switches 9-2, 9-3, 10-2, and 10-3. Phase3 controls notch filter switches 16A, 16B, 21B, and 21D, and Phase4 controls switches 16C, 16D, 21A and 21C. InFIG. 4 , the Phase3 and Phase4 notch filter clocking signals operate at the same frequency fs as the chopping signals Phase1 and Phase2 but are 90 degrees out of phase with them. (However, the Phase3 and Phase4 notch filter clocking signals could operate at half the chopping frequency, i.e. at fs/2, as the chopping signals Phase1 and Phase2 but in phase with them.) The four clock signals are referenced to or derived from an internal clock signal. - In accordance with the present invention, the timing diagram of
FIG. 4 also illustrates the chopping signal PH1 which controls switches 26-1, 26-4, 30-1, and 30-4, and also illustrates chopping signal PH2 which controls switches 26-2, 26-3, 30-2, and 30-3. PH1 is a sub-harmonic of Phase1 and PH2 is a sub-harmonic of Phase2. It should be noted that there can be a very wide range between the higher main chopping frequency and the lower pre- and post-chopping frequency. The edges of the lower frequency sub-harmonic pre- and post-chopping clock signals may be either aligned with or mis-aligned with various edges of the higher frequency main chopping clock signals. - Chopper-stabilized amplifier 1-2 circuit in
FIG. 3B first operates for a relatively long time during one phase of the pre- and post-chopping clock signal, and then operates for a relatively long time, with the signal path throughpre-chopping circuit 26 andpost-chopping circuit 30 being swapped, so mismatches result in the opposite polarity of input bias current during the next phase of the pre- and post-chopping clock signal. The signal sees the exact same thing, but the polarity of the error signal in the chopping switches due to mismatch of the capacitances are swapped. - Adding low-frequency pre-chopping switches 26 and
post-chopping switches 30 which operate at a desired subharmonic frequency significantly reduces the bias current caused by mismatches in the high-frequencyinput chopping switches 9, but introduces new errors that are caused bypre-chopping switches 26 and post-chopping switches 30. However, these new errors are reduced becauseswitches main switches 9 and there is no signal delay through the amplifier signal path. - The use of low frequency pre-chopping switches 26 ahead of high frequency input chopping switches and the use of low frequency post-chopping switches 30 after high-frequency
main switches 9 andoperating switches switches 26 causes a reduction of the input bias current because it is linearly proportional to the pre-chopping clock frequency. Second, the lower operating frequency ofpre-chopping switches 26 allows more time for averaging the differential current (wherein one node with parasitic capacitances within the pre-chopping switches has current flowing in and another node also with parasitic capacitances has current flowing out). Such current flowing in and current flowing out have been induced by charge injection from the higher frequency input chopping switches 9. Then the error associated with the current flowing in and the current flowing out is canceled by inverting the error and then summing or integrating it over time. Furthermore, the phase of the slower chopping clock signal can be shifted with respect to the fast chopping clock to avoid interactions between clock glitches. - The embodiment of the invention shown in
FIG. 3B provides a chopper-stabilized operational amplifier using a switched capacitor notch filter with synchronous integration in a continuous time signal path to reduce chopping noise to a level well below the total rms noise of the operational amplifier, wherein low-frequency pre-chopping switches 26 andpost-chopping switches 30 provide substantially reduced input bias current without requiring reduction of the frequency of main input chopping switches 9. The chopper-stabilized operational amplifier nevertheless maintains the benefits of chopper stabilization while attenuating the ripple voltage at the chopping frequency fs. The invention thereby provides a chopper-stabilized operational amplifier having substantially reduced output ripple voltage compared to conventional chopper-stabilized amplifiers. This is achieved with no increase in quiescent amplifier current Iq due to the notch filter. The invention is particularly advantageous in micropower integrated circuit applications and/or low noise applications. The above described technique was evaluated by means of a test wafer wherein the ratio of the Phase1 clock signal to the sub-harmonic PH1 clock signal was 1 to 16. This resulted in a reduction of the input bias current by a factor of approximately 4. - While the invention has been described with reference to several particular embodiments thereof, those skilled in the art will be able to make various modifications to the described embodiments of the invention without departing from its true spirit and scope. It is intended that all elements or steps which are insubstantially different from those recited in the claims but perform substantially the same functions, respectively, in substantially the same way to achieve the same result as what is claimed are within the scope of the invention.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/803,468 US8072262B1 (en) | 2010-06-28 | 2010-06-28 | Low input bias current chopping switch circuit and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/803,468 US8072262B1 (en) | 2010-06-28 | 2010-06-28 | Low input bias current chopping switch circuit and method |
Publications (2)
Publication Number | Publication Date |
---|---|
US8072262B1 US8072262B1 (en) | 2011-12-06 |
US20110316621A1 true US20110316621A1 (en) | 2011-12-29 |
Family
ID=45034411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/803,468 Active US8072262B1 (en) | 2010-06-28 | 2010-06-28 | Low input bias current chopping switch circuit and method |
Country Status (1)
Country | Link |
---|---|
US (1) | US8072262B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140312967A1 (en) * | 2013-04-23 | 2014-10-23 | Ricoh Company, Ltd. | Chopper amplifier |
US9246484B2 (en) | 2014-03-07 | 2016-01-26 | Analog Devices, Inc. | Apparatus and methods for input bias current reduction |
US9294037B2 (en) | 2014-03-24 | 2016-03-22 | Analog Devices Global | Apparatus and methods for autozero amplifiers |
US9496833B2 (en) | 2014-04-08 | 2016-11-15 | Analog Devices, Inc. | Apparatus and methods for multi-channel autozero and chopper amplifiers |
US9729109B2 (en) | 2015-08-11 | 2017-08-08 | Analog Devices, Inc. | Multi-channel amplifier with chopping |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101986236B (en) * | 2010-10-27 | 2014-04-30 | 华为技术有限公司 | Frequency compensation circuit for voltage regulator |
US10720919B2 (en) * | 2011-11-16 | 2020-07-21 | Analog Devices, Inc. | Apparatus and methods for reducing charge injection mismatch in electronic circuits |
JP6158532B2 (en) * | 2013-02-26 | 2017-07-05 | エスアイアイ・セミコンダクタ株式会社 | Operational amplifier circuit |
CN104426493B (en) * | 2013-08-23 | 2018-04-27 | 美国亚德诺半导体公司 | The apparatus and method of chopper amplifier |
US9634617B2 (en) | 2014-07-02 | 2017-04-25 | Texas Instruments Incorporated | Multistage amplifier circuit with improved settling time |
US9685933B2 (en) * | 2014-08-25 | 2017-06-20 | Linear Technology Corporation | Notch filter for ripple reduction |
CN111049492B (en) * | 2019-12-20 | 2023-04-07 | 中国科学院合肥物质科学研究院 | Loss point compensation circuit of chopped mode digital integrating circuit |
US11962276B2 (en) | 2021-10-14 | 2024-04-16 | Texas Instruments Incorporated | Input current trim for chopper operational amplifier |
CN116488657A (en) * | 2023-06-20 | 2023-07-25 | 南方电网数字电网研究院有限公司 | Integrator circuit, sigma-delta modulator and analog-to-digital converter |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5148167A (en) * | 1990-04-06 | 1992-09-15 | General Electric Company | Sigma-delta oversampled analog-to-digital converter network with chopper stabilization |
US5477481A (en) * | 1991-02-15 | 1995-12-19 | Crystal Semiconductor Corporation | Switched-capacitor integrator with chopper stabilization performed at the sampling rate |
WO2000030249A1 (en) | 1998-11-12 | 2000-05-25 | Koninklijke Philips Electronics N.V. | Circuit comprising means for reducing the dc-offset and the noise produced by an amplifier |
US6201835B1 (en) * | 1999-03-05 | 2001-03-13 | Burr-Brown Corporation | Frequency-shaped pseudo-random chopper stabilization circuit and method for delta-sigma modulator |
US6351506B1 (en) | 1999-04-19 | 2002-02-26 | National Semiconductor Corporation | Switched capacitor filter circuit having reduced offsets and providing offset compensation when used in a closed feedback loop |
US6639532B1 (en) * | 2002-07-16 | 2003-10-28 | Macronix International Co., Ltd. | Nested chopper delta-sigma modulator |
ATE427581T1 (en) | 2002-12-18 | 2009-04-15 | Nxp Bv | PHASE-CORRECTED MILLER COMPENSATION OF CHOPPERS AND NESTED CHOPPERS |
US6842486B2 (en) * | 2003-01-21 | 2005-01-11 | Cirrus Logic, Inc. | Signal processing system with baseband noise modulation and noise fold back reduction |
US7292095B2 (en) | 2006-01-26 | 2007-11-06 | Texas Instruments Incorporated | Notch filter for ripple reduction in chopper stabilized amplifiers |
US7538705B2 (en) * | 2006-07-25 | 2009-05-26 | Microchip Technology Incorporated | Offset cancellation and reduced source induced 1/f noise of voltage reference by using bit stream from over-sampling analog-to-digital converter |
-
2010
- 2010-06-28 US US12/803,468 patent/US8072262B1/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140312967A1 (en) * | 2013-04-23 | 2014-10-23 | Ricoh Company, Ltd. | Chopper amplifier |
US9246446B2 (en) * | 2013-04-23 | 2016-01-26 | Ricoh Company, Ltd. | Chopper amplifier |
US9246484B2 (en) | 2014-03-07 | 2016-01-26 | Analog Devices, Inc. | Apparatus and methods for input bias current reduction |
US9735736B2 (en) | 2014-03-07 | 2017-08-15 | Analog Devices, Inc. | Apparatus and methods for reducing input bias current of an electronic circuit |
US9294037B2 (en) | 2014-03-24 | 2016-03-22 | Analog Devices Global | Apparatus and methods for autozero amplifiers |
US9496833B2 (en) | 2014-04-08 | 2016-11-15 | Analog Devices, Inc. | Apparatus and methods for multi-channel autozero and chopper amplifiers |
US9729109B2 (en) | 2015-08-11 | 2017-08-08 | Analog Devices, Inc. | Multi-channel amplifier with chopping |
Also Published As
Publication number | Publication date |
---|---|
US8072262B1 (en) | 2011-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8072262B1 (en) | Low input bias current chopping switch circuit and method | |
US7292095B2 (en) | Notch filter for ripple reduction in chopper stabilized amplifiers | |
US7518440B1 (en) | Dual path chopper stabilized amplifier and method | |
US7764118B2 (en) | Auto-correction feedback loop for offset and ripple suppression in a chopper-stabilized amplifier | |
US10840862B2 (en) | Chopper stabilized amplifier with parallel notch filters | |
Bakker et al. | A CMOS nested-chopper instrumentation amplifier with 100-nV offset | |
Pertijs et al. | A 140 dB-CMRR current-feedback instrumentation amplifier employing ping-pong auto-zeroing and chopping | |
US6002299A (en) | High-order multipath operational amplifier with dynamic offset reduction, controlled saturation current limiting, and current feedback for enhanced conditional stability | |
EP3413462A1 (en) | Differential amplifier with modified common mode rejection, and to a circuit with an improved common mode rejection ratio | |
US20090278597A1 (en) | Slew rate and settling time improvement circuitry and method for 3-stage amplifier | |
US7586368B2 (en) | Simultaneous filtering and compensation circuitry and method in chopping amplifier | |
US10911004B2 (en) | Sampled moving average notch filter for ripple reduction in chopper stabilized operational amplifiers | |
US7944287B2 (en) | Low-noise, wide offset range, programmable input offset amplifier front end and method | |
US11791779B2 (en) | Analog circuit differential pair element mismatch detection using spectral separation | |
CN111682856A (en) | Analog front-end circuit of bioelectric sensor | |
US20150244385A1 (en) | Circuit interfacing single-ended input to an analog to digital converter | |
US7888996B1 (en) | Chopper stabilized operational amplifier | |
EP2293434B1 (en) | Switched amplifier circuit arrangement and method for switched amplification | |
Liu et al. | A switched-capacitor closed-loop integration sampling front-end for peripheral nerve recording | |
Sun et al. | A gain-enhanced two-stage fully-differential CMOS op amp with high unity-gain bandwidth | |
Leung et al. | Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design | |
TWI281780B (en) | Transconductance amplifier with tail current control and anti-aliasing filter with temperature-compensated | |
CN111446946B (en) | Single-ended output low-noise fully-differential switched capacitor filter | |
Redoute et al. | An instrumentation amplifier input circuit with a high immunity to EMI | |
US20200106400A1 (en) | Chopper amplifier with decoupled chopping frequency and threshold frequency |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BURT, RODNEY T.;ZHANG, JOY Y.;REEL/FRAME:024681/0923 Effective date: 20100625 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |