US20110244688A1 - Method of producing mask - Google Patents

Method of producing mask Download PDF

Info

Publication number
US20110244688A1
US20110244688A1 US12/873,652 US87365210A US2011244688A1 US 20110244688 A1 US20110244688 A1 US 20110244688A1 US 87365210 A US87365210 A US 87365210A US 2011244688 A1 US2011244688 A1 US 2011244688A1
Authority
US
United States
Prior art keywords
film
etching
pattern
area
sidewall
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/873,652
Other versions
US8080478B2 (en
Inventor
Yuichi Ohsawa
Junichi Ito
Saori Kashiwada
Chikayoshi Kamata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kioxia Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Assigned to KABUSHIKI KAISHA TOSHIBA reassignment KABUSHIKI KAISHA TOSHIBA ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ITO, JUNICHI, KAMATA, CHIKAYOSHI, KASHIWADA, SAORI, OHSAWA, YUICHI
Publication of US20110244688A1 publication Critical patent/US20110244688A1/en
Application granted granted Critical
Publication of US8080478B2 publication Critical patent/US8080478B2/en
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KABUSHIKI KAISHA TOSHIBA
Assigned to TOSHIBA MEMORY CORPORATION reassignment TOSHIBA MEMORY CORPORATION CHANGE OF NAME AND ADDRESS Assignors: K.K. PANGEA
Assigned to KIOXIA CORPORATION reassignment KIOXIA CORPORATION CHANGE OF NAME AND ADDRESS Assignors: TOSHIBA MEMORY CORPORATION
Assigned to K.K. PANGEA reassignment K.K. PANGEA MERGER (SEE DOCUMENT FOR DETAILS). Assignors: TOSHIBA MEMORY CORPORATION
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H01L21/0334Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/0337Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N50/00Galvanomagnetic devices
    • H10N50/01Manufacture or treatment

Definitions

  • Embodiments described herein relate generally to a method of producing a mask for micro-processing.
  • a Magnetic Random Access Memory is a nonvolatile memory that uses magnetism, thereby reducing power consumption in standby mode.
  • the MRAM is expected to help personal computers save more power.
  • the International Technology Roadmap for Semiconductors focuses on the next-generation mask formation technologies, such as an exposure device and direct-writing electron beam exposure device that use an EUV (Extreme Ultra Violet) ray, a technique, called double patterning, of carrying out shift exposure twice, and a technique of transferring a thin film formed on a side wall as a mask.
  • EUV Extreme Ultra Violet
  • a formative layer (sidewall film) is formed to form an uneven pattern on the periphery of a guide (core) pattern that is formed by exposure or other methods.
  • the formative layer (sidewall film) is trimmed by etching to selectively leave the layer on the side wall of the core. Then, the core is removed to form the uneven pattern of the formative layer. Since the sidewall transfer technique uses the thin film formed on the side wall as the width of a mask, the limit width dimension is considered to be at atomic levels in principle.
  • the mask pattern formed be in the shape of a rectangle whose angles are substantially right angles; it is necessary to keep the corners from being cut off.
  • High etching anisotropy is required to form a rectangular mask pattern; dry etching is mainly used. Therefore, as for a dry etching condition, the formation of a sidewall protective film whose etching rate is slow compared with the sidewall film leads to an excellent rectangular quality.
  • Dry etching has both a chemical etching component, which utilizes a chemical reaction, and a physical etching component, which utilizes collision energy of particles.
  • etching proceeds isotropically.
  • etching proceeds anisotropically. When etching proceeds isotropically, high anisotropy cannot be obtained.
  • FIGS. 1A and 1B are production-process diagrams showing a method of producing a mask according to an embodiment of the present invention
  • FIG. 2 is a production-process diagram showing the method of producing a mask according to the embodiment of the present invention
  • FIGS. 3A to 3D are production-process diagrams showing the method of producing a mask according to the embodiment of the present invention.
  • FIG. 4 is a production-process diagram showing the method of producing a mask according to the embodiment of the present invention.
  • FIGS. 5A and 5B are production-process diagrams showing the method of producing a mask according to the embodiment of the present invention.
  • FIGS. 6A and 6B are diagrams showing the progress of etching in an underlying film transfer module
  • FIGS. 7A to 7D are diagrams showing the dependency of a skirt taper angle of the amount of recess, the dependency of etching anisotropy of the amount of recess, the dependency of etching selection ratio of the amount of recess, and the dependency of the amount of overetching of the amount of recess, respectively;
  • FIG. 8 is a table showing the effects of parameters on recess with each parameter being subject to a controllability range
  • FIG. 9 is a diagram showing the dependency of overetching of the amount of recess in a mask according to an embodiment of the present invention.
  • FIG. 10 is a table showing the effects of parameters on recess with each parameter being subject to a controllability range in a mask of an embodiment of the present invention.
  • FIGS. 11A to 11D are diagrams showing an example of the shape of a concavity formed by chemical dry etching.
  • a method of producing a mask includes: a step of forming a pattern on a substrate; a step of forming a first film that covers the top surface and side surface of the pattern and contains a first material; a step of forming a second film containing a second material on the first film; a step of performing anisotropic etching of the first and second films in a way that forms a sidewall layer including the first and second films on the side surface of the pattern and removes the first and second films on any location other than the sidewall layer; a step of performing isotropic etching of the first film of the sidewall layer; and a step of removing the pattern.
  • FIGS. 6A and 6B are diagrams illustrating the progress of etching in an underlying film transfer module.
  • a sidewall film 8 a is used to etch an underlying layer film 11 (with a film thickness of D); etching is stopped on the surface of a stopper film 12 .
  • the edge of the initial taper (with an angle of ⁇ 1 ) of a skirt portion (encircled by o in the diagram) is transferred to the lower film without change, that the edge of the underlying film 11 is positioned at R 0 in the case of just etching, and that the recess of R 1 progresses as overetching goes on.
  • Overetching E is shown as a virtual etching surface because the underlying film 11 exists even after the process of just etching.
  • the initial angle is ⁇ 1 when the height is W 0 .
  • the skirt taper changes to the final angle ⁇ 2 because of two recess factors (selection ratio S and etching anisotropy A).
  • selection ratio S selection ratio
  • etching anisotropy A selection ratio of the sidewall film 8 a and underlying film 11 .
  • R S , R A and R 2 are given by the following equations:
  • R 1 E /( D+E ) R 2
  • the equation (2) is a basic equation for calculating variation.
  • the recess R 1 is proportional to the overetching E and tan ⁇ 1 ⁇ 1 of the taper angle and inversely proportional to the selection ratio S and etching anisotropy A.
  • FIG. 7A shows the dependency of the skirt taper angle ⁇ 1 , of the amount of recess R 1 when the etching anisotropy A is a parameter. It is clear from FIG. 7A that there is a linear correlation between the amount of recess and the taper angle in a realistic range of taper angle. The absolute values of the amount of recess decrease as the etching anisotropy A increases. However, the gradients, which are a cause of variation, are the same. In the diagram, the encircled portion is under a standard condition; an arrow on the horizontal axis represents a preset range of variation.
  • FIG. 7B shows the dependency of the etching anisotropy A of the amount of recess.
  • FIG. 7C shows the dependency of the etching selection ratio S of the amount of recess.
  • FIG. 7D shows the dependency of the amount of overetching F of the amount of recess. All parameters are subject to a typical controllability range (+/ ⁇ 20%).
  • FIG. 8 is a table showing the effect of each parameter on the recess R 1 . A combined variation is calculated in the following manner:
  • the main cause of variation is overetching E.
  • the reason is that during the process of RIE etching of the underlying film 11 with the use of a sidewall mask, the skirt of the sidewall film 8 a retreats gradually. Accordingly, a “skirt undercut structure” is adopted to move the skirt portion back beyond the edge of a sidewall protective film 9 a . Thanks to a gradual etching retreat of the skirt portion of the sidewall film 8 a , the recess that occurs in the underlying film 11 is reduced. If processing is conducted following the process of an embodiment described below, the retreat of the skirt in principle does not occur. Therefore, it is possible to reduce more of the variation.
  • FIG. 9 compares a structure having a skirt with a structure whose skirt is undercut. Practically, to undercut the skirt means to improve the etching anisotropy A and the selection ratio S.
  • the etching selection ratio S is associated with the sidewall protective film 9 a and the underlying film; the etching anisotropy A is associated with the etching speed of the underlying film 11 relative to the lateral etching speed of the sidewall protective film 9 a . Therefore, both improve dramatically.
  • the etching anisotropy A improves to 18 from 5, and the etching selection ratio S to 10 from 5.
  • FIG. 10 is a table showing the effects for the variation factors. Since variation can be significantly reduced in the process of overetching, a combined variation dramatically improves by about 14 percent to 0.098 nm, compared with 0.725 nm in a conventional case.
  • FIGS. 1A , 1 B, 2 , 3 A to 3 D, 4 , 5 A and 5 B are diagrams illustrating a process of producing a mask according to the embodiment of the present invention.
  • a tunneling magnetoresistive film 1 is formed as shown in FIG. 1A .
  • a Ta (tantalum) mask film 2 with a film thickness of 70 nm is then formed on the tunneling magnetoresistive film 1 .
  • a SiOx (silicon oxide) mask film 3 with a film thickness of 50 nm is formed on the tantalum mask film 2 .
  • a Si (silicon) underlying film 4 with a film thickness of 30 nm is formed on the silicon oxide mask film 3 .
  • a carbon core film 5 with a film thickness of 80 nm is formed on the silicon underlying film 4 .
  • an aluminum oxide (AlOx) mask film 6 with a film thickness of 5 nm is then formed on the carbon core film 5 .
  • the tunneling magnetoresistive film 1 , tantalum mask film 2 , silicon oxide mask film 3 , silicon underlying film 4 , carbon core film 5 and aluminum oxide mask film 6 can be formed by sputtering method.
  • a resist pattern 7 is then formed by applying an electron beam writing resist on the aluminum oxide mask film 6 and then performing electron-beam writing. In this case, for example, the resist pattern 7 is a pattern with a line of 20 nm and space of 80 nm.
  • the RIE Reactive Ion Etching
  • CHF 3 trifluoromethane
  • the RIE etching of the carbon core film 5 is performed with oxygen gas to form a rectangular pattern 5 a .
  • the resist pattern 7 is removed by oxygen RIE.
  • the remaining aluminum oxide film 6 a on the pattern 5 a is dipped in TMAH (tetramethyl ammonium hydroxide, marketed as NMD3 and manufactured by TOKYO OHKA KOGYO CO., LTD.) and removed.
  • TMAH tetramethyl ammonium hydroxide
  • NMD3 tetramethyl ammonium hydroxide
  • a SiN (silicon nitride) sidewall film 8 with a film thickness of 15 nm is for example formed so as to cover the side surface and top surface of the pattern 5 a .
  • a SiOx (silicon oxide) sidewall protective film 9 with a film thickness of 5 nm is for example formed on the silicon nitride sidewall film 8 .
  • the anisotropic etching of the silicon oxide sidewall protective film 9 is performed with trifluoromethane gas. Furthermore, with the use of the RIE method, the anisotropic etching of the silicon nitride sidewall film 8 is performed with a mixed gas of CF 4 (tetrafluoromethane)+O 2 (oxygen)+CHF 3 (trifluoromethane). Incidentally, the anisotropic etching is performed in the direction indicated by arrow in FIG. 3A .
  • a laminated film of the silicon nitride sidewall film 8 and silicon oxide sidewall protective film 9 which is formed on the upper portion of the pattern 5 a and the silicon underlying film 4 , is selectively etched.
  • a silicon oxide/silicon nitride sidewall layer 10 is so formed as to contain a silicon nitride sidewall film 8 a and a silicon oxide sidewall protective film 9 a .
  • Tapers are formed on the upper portion (which is an area indicated by t in FIG. 3A ) and side (which is a skirt portion area indicated by u in FIG. 3A ) of the silicon nitride sidewall film 8 a . Meanwhile, the etching of the silicon oxide sidewall protective film 9 a is suppressed.
  • FIG. 3B is an enlarged view of the remaining silicon oxide/silicon nitride sidewall layer 10 on the side of the pattern 5 a .
  • the upper portion (which is an area indicated by v in FIG. 3B ) is made of the silicon oxide sidewall protective film 9 a ; the lower portion (which is an area indicated by u in FIG. 3B ) is made of the silicon nitride sidewall film 8 a .
  • the height w 1 of the area u is substantially equal to the thickness W 0 of an area t; the width is s 0 in a tapered shape.
  • the upper portion (area v) is referred to as a first area v, and the lower portion (area u) as a second area u.
  • the upper portion (area t) of the silicon nitride sidewall film 8 a described above is referred to as a third area t.
  • FIG. 3D is an enlarged view of the silicon oxide/silicon nitride sidewall layer 10 .
  • the taper of the side u of the silicon nitride sidewall film 8 a shown in FIG. 3B is concave due to the etching of the CDE method.
  • the concavity of the area u of the silicon nitride sidewall film 8 a is recessed by the amount equivalent to width s 1 from the edge e of the silicon oxide sidewall protective film 9 a toward the side surface of the pattern of the silicon oxide/silicon nitride sidewall layer 10 . Thanks to the creation of the recess with a width of s 1 , it is possible to dramatically reduce variation in the process of transferring to the silicon underlying film 4 when the silicon oxide/silicon nitride sidewall layer 10 (sidewall mask) is used.
  • the pattern 5 a is then removed by RIE with oxygen gas.
  • the silicon oxide/silicon nitride sidewall layer 10 is used as a mask and the silicon underlying film 4 is etched by RIE with a mixed gas of SF 6 (sulfur hexafluoride)+O 2 (oxygen).
  • the patterned silicon underlying film 4 a is used as a mask and the silicon oxide mask film 3 is etched by RIE with CHF 3 (trifluoromethane) gas. Subsequently, the patterned silicon oxide mask film 3 a is used and the tantalum mask film 2 is etched by RIE with chlorinated gas.
  • CHF 3 trifluoromethane
  • the tunneling magnetoresistive film 1 is patterned with the use of the tantalum mask film 2 to form magnetic dots for magnetic memories (MTJ (Magnetic Tunnel Junction)).
  • MTJ Magnetic Tunnel Junction
  • the skirt portion of the sidewall film of the sidewall mask is more recessed than the sidewall protective film. Therefore, it is possible to provide a processing mask with a broad process margin and small variation.
  • a SiOx (silicon oxide) sidewall film may be used instead of the silicon nitride sidewall film; an AlOx (aluminum oxide) sidewall protective film may be used instead of the silicon oxide sidewall protective film.
  • the anisotropic RIE etching illustrated in FIG. 3A the aluminum oxide sidewall protective film and the silicon oxide sidewall film are continuously etched with CHF 3 (trifluoromethane).
  • the CDE method can be applied with a mixed gas of NF 3 (nitrogen trifluoride)+N 2 (nitrogen)+Ar (Argon).
  • isotropic etching the following can also be adopted: etching with the use of a plasma etching method; etching with the use of a downflow etching method; and etching with the use of a discharge with a higher radical concentration than anisotropic etching.
  • etching with the use of a plasma etching method etching with the use of a downflow etching method
  • etching with the use of a discharge with a higher radical concentration than anisotropic etching At least the process of isotropic etching shown in FIG. 3C needs to etch the sidewall film isotropically compared with the anisotropic etching shown in FIG. 3A .
  • ALET Atomic Layer Etching
  • GaAs is formed as a first layer (sidewall film), and Al oxide as a second layer (sidewall protective layer); after Cl 2 (chlorine) gas is 1 L(Langmuir)—introduced, it is possible to move only one atomic layer of the GaAs plane back with an Ar discharge that is 0.1 W/cm 2 or less.
  • Al oxide be formed with a thickness of about 1 nm on the surface of the Si underlying layer.
  • Zr oxide is used as a first layer (sidewall film) instead of GaAs and Al oxide is used as a second layer (sidewall protective layer); with BCl 3 gas introduced and adsorbed as etchant gas, it is possible to selectively move the Zr oxide back with a weak discharge of Ar gas.
  • the substrate is supposed to be a silicon substrate.
  • the Ta mask film 2 , the silicon oxide mask film 3 and the silicon underlying film 4 may be included as the substrate.
  • the concavity of the second area u of the silicon oxide/silicon nitride sidewall layer 10 is preferably more recessed than the edge of the sidewall protective film 9 a .
  • the following structures are desirable: an arc-shaped structure as shown in FIG. 11A ; a structure in which the amount of recess s 1 monotonously increases as the height decreases, as shown in FIG. 11B ; a positively tapered shape as shown in FIG. 11C .
  • the most desirable one is a structure in which the curve of the concavity runs up toward the edge e of the sidewall protective film 9 a as the curve gets closer to the point z of contact with the underlying film 4 (i.e., the curve gets closer to the bottom).
  • the reason is that when the RIE etching of the underlying film 4 is performed, RIE gas could get into the portion of height W 1 , even though just about 10 nm to 20 nm, and the underlying film's portion indicated by s 1 could be etched. Accordingly, as shown in FIGS. 11A and 11C , it is desirable to have a structure in which a positively tapered shape is formed as the curve comes very near to the underlying film.
  • the shape of the silicon oxide/silicon nitride sidewall layer 10 is not limited to the above one. It is desirable that the average distance from the side u of the sidewall film 8 a on the side surface of the silicon oxide/silicon nitride sidewall layer 10 to the pattern 5 a be shorter than the average distance from the side v of the sidewall protective film 9 a to the pattern 5 a . It is more preferable that the entire side u of the sidewall protective film 9 b be closer to the pattern 5 a than the side v of the sidewall protective film 9 b is.

Abstract

According to one embodiment, a method of producing a mask includes: a step of forming a pattern on a substrate; a step of forming a first film that covers the top surface and side surface of the pattern and contains a first material; a step of forming a second film containing a second material on the first film; a step of performing anisotropic etching of the first and second films in a way that forms a sidewall layer including the first and second films on the side surface of the pattern and removes the first and second films on any location other than the sidewall layer; a step of performing isotropic etching of the first film of the sidewall layer; and a step of removing the pattern.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2010-083395 filed on Mar. 31, 2010, the entire contents of which are incorporated herein by reference.
  • FIELD
  • Embodiments described herein relate generally to a method of producing a mask for micro-processing.
  • BACKGROUND
  • In recent years, for portable information devices and many other information storage devices, an increase in the capacity of a memory has contributed not only to improved performance but also to environmental issues given a reduction in carbon dioxide emissions per bit.
  • A Magnetic Random Access Memory (MRAM) is a nonvolatile memory that uses magnetism, thereby reducing power consumption in standby mode. The MRAM is expected to help personal computers save more power.
  • Increases in the capacity of hard disk drives or solid-state memories have been achieved by increasing the functionality of an optical exposure system to reduce the writing/reading size of one bit. In recent years, it has become possible to write a finer pattern with the use of a KrF excimer stepper, ArF excimer stepper or immersion ArF excimer stepper.
  • In order to further decrease the size of one bit and increase the capacity of a device, the International Technology Roadmap for Semiconductors (ITRS) focuses on the next-generation mask formation technologies, such as an exposure device and direct-writing electron beam exposure device that use an EUV (Extreme Ultra Violet) ray, a technique, called double patterning, of carrying out shift exposure twice, and a technique of transferring a thin film formed on a side wall as a mask.
  • According to the sidewall transfer (SWT) method, a formative layer (sidewall film) is formed to form an uneven pattern on the periphery of a guide (core) pattern that is formed by exposure or other methods. The formative layer (sidewall film) is trimmed by etching to selectively leave the layer on the side wall of the core. Then, the core is removed to form the uneven pattern of the formative layer. Since the sidewall transfer technique uses the thin film formed on the side wall as the width of a mask, the limit width dimension is considered to be at atomic levels in principle.
  • According to the sidewall transfer method, it is desirable that the mask pattern formed be in the shape of a rectangle whose angles are substantially right angles; it is necessary to keep the corners from being cut off. High etching anisotropy is required to form a rectangular mask pattern; dry etching is mainly used. Therefore, as for a dry etching condition, the formation of a sidewall protective film whose etching rate is slow compared with the sidewall film leads to an excellent rectangular quality.
  • Dry etching has both a chemical etching component, which utilizes a chemical reaction, and a physical etching component, which utilizes collision energy of particles. For the chemical etching component, etching proceeds isotropically. For the physical etching component, etching proceeds anisotropically. When etching proceeds isotropically, high anisotropy cannot be obtained.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1A and 1B are production-process diagrams showing a method of producing a mask according to an embodiment of the present invention;
  • FIG. 2 is a production-process diagram showing the method of producing a mask according to the embodiment of the present invention;
  • FIGS. 3A to 3D are production-process diagrams showing the method of producing a mask according to the embodiment of the present invention;
  • FIG. 4 is a production-process diagram showing the method of producing a mask according to the embodiment of the present invention;
  • FIGS. 5A and 5B are production-process diagrams showing the method of producing a mask according to the embodiment of the present invention;
  • FIGS. 6A and 6B are diagrams showing the progress of etching in an underlying film transfer module;
  • FIGS. 7A to 7D are diagrams showing the dependency of a skirt taper angle of the amount of recess, the dependency of etching anisotropy of the amount of recess, the dependency of etching selection ratio of the amount of recess, and the dependency of the amount of overetching of the amount of recess, respectively;
  • FIG. 8 is a table showing the effects of parameters on recess with each parameter being subject to a controllability range;
  • FIG. 9 is a diagram showing the dependency of overetching of the amount of recess in a mask according to an embodiment of the present invention;
  • FIG. 10 is a table showing the effects of parameters on recess with each parameter being subject to a controllability range in a mask of an embodiment of the present invention; and
  • FIGS. 11A to 11D are diagrams showing an example of the shape of a concavity formed by chemical dry etching.
  • DETAILED DESCRIPTION
  • According to one embodiment, a method of producing a mask includes: a step of forming a pattern on a substrate; a step of forming a first film that covers the top surface and side surface of the pattern and contains a first material; a step of forming a second film containing a second material on the first film; a step of performing anisotropic etching of the first and second films in a way that forms a sidewall layer including the first and second films on the side surface of the pattern and removes the first and second films on any location other than the sidewall layer; a step of performing isotropic etching of the first film of the sidewall layer; and a step of removing the pattern.
  • Hereinafter, an embodiment of the present invention will be described with reference to the accompanying drawings.
  • The following describes the reason why variation arises in the process of patterning when there is a skirt according to a typical sidewall transfer method.
  • FIGS. 6A and 6B are diagrams illustrating the progress of etching in an underlying film transfer module.
  • A sidewall film 8 a is used to etch an underlying layer film 11 (with a film thickness of D); etching is stopped on the surface of a stopper film 12. Suppose that the edge of the initial taper (with an angle of θ1) of a skirt portion (encircled by o in the diagram) is transferred to the lower film without change, that the edge of the underlying film 11 is positioned at R0 in the case of just etching, and that the recess of R1 progresses as overetching goes on. Overetching E is shown as a virtual etching surface because the underlying film 11 exists even after the process of just etching.
  • As for the a skirt taper, the initial angle is θ1 when the height is W0. The skirt taper changes to the final angle θ2 because of two recess factors (selection ratio S and etching anisotropy A). First, analytically, a recess Rs emerges due to a RIE selection ratio S (=Etching rate ratio) of the sidewall film 8 a and underlying film 11. Moreover, a recess RA is added due to the etching anisotropy A, resulting in a combined recess R2 (=RS+RA). RS, RA and R2 are given by the following equations:
  • R S = ( D + E ) / S tan - 1 θ 1 R A = ( D + E ) / SA R 2 = R S + R A = ( D + E ) / S ( tan - 1 θ 1 + 1 / A ) ( 1 )
  • With a triangle whose base is R1 and a similar triangle whose base is R2, the recess R1 caused by overetching is given by:

  • R 1 =E/(D+E)R 2
  • Substitute (1) into R2:
  • R 1 = [ E / ( D + E ) ] [ ( D + E ) / S ( tan - 1 θ 1 + 1 / A ) ] = ( E / S ) ( tan - 1 θ 1 + 1 / A ) ( 2 )
  • Here, the equation (2) is a basic equation for calculating variation. With a realistic angle θ1 (>70 degrees), the recess R1 is proportional to the overetching E and tan−1θ1 of the taper angle and inversely proportional to the selection ratio S and etching anisotropy A.
  • FIG. 7A shows the dependency of the skirt taper angle θ1, of the amount of recess R1 when the etching anisotropy A is a parameter. It is clear from FIG. 7A that there is a linear correlation between the amount of recess and the taper angle in a realistic range of taper angle. The absolute values of the amount of recess decrease as the etching anisotropy A increases. However, the gradients, which are a cause of variation, are the same. In the diagram, the encircled portion is under a standard condition; an arrow on the horizontal axis represents a preset range of variation.
  • FIG. 7B shows the dependency of the etching anisotropy A of the amount of recess. FIG. 7C shows the dependency of the etching selection ratio S of the amount of recess. FIG. 7D shows the dependency of the amount of overetching F of the amount of recess. All parameters are subject to a typical controllability range (+/−20%). FIG. 8 is a table showing the effect of each parameter on the recess R1. A combined variation is calculated in the following manner:

  • Combined variation=(0.1902+0.1672+0.3142+0.6032)1/2
  • As shown in FIG. 8, the main cause of variation is overetching E. The reason is that during the process of RIE etching of the underlying film 11 with the use of a sidewall mask, the skirt of the sidewall film 8 a retreats gradually. Accordingly, a “skirt undercut structure” is adopted to move the skirt portion back beyond the edge of a sidewall protective film 9 a. Thanks to a gradual etching retreat of the skirt portion of the sidewall film 8 a, the recess that occurs in the underlying film 11 is reduced. If processing is conducted following the process of an embodiment described below, the retreat of the skirt in principle does not occur. Therefore, it is possible to reduce more of the variation.
  • As for overetching resistance, FIG. 9 compares a structure having a skirt with a structure whose skirt is undercut. Practically, to undercut the skirt means to improve the etching anisotropy A and the selection ratio S. The etching selection ratio S is associated with the sidewall protective film 9 a and the underlying film; the etching anisotropy A is associated with the etching speed of the underlying film 11 relative to the lateral etching speed of the sidewall protective film 9 a. Therefore, both improve dramatically. The etching anisotropy A improves to 18 from 5, and the etching selection ratio S to 10 from 5. As a result, as shown in FIG. 9, the amount of recess can be reduced significantly. FIG. 10 is a table showing the effects for the variation factors. Since variation can be significantly reduced in the process of overetching, a combined variation dramatically improves by about 14 percent to 0.098 nm, compared with 0.725 nm in a conventional case.
  • Embodiment
  • The following describes a process of producing a mask according to an embodiment of the present invention.
  • FIGS. 1A, 1B, 2, 3A to 3D, 4, 5A and 5B are diagrams illustrating a process of producing a mask according to the embodiment of the present invention.
  • First, for example, on a silicon substrate with a film thickness of 0.7 mm (not shown), a tunneling magnetoresistive film 1 is formed as shown in FIG. 1A. For example, a Ta (tantalum) mask film 2 with a film thickness of 70 nm is then formed on the tunneling magnetoresistive film 1. Subsequently, for example, a SiOx (silicon oxide) mask film 3 with a film thickness of 50 nm is formed on the tantalum mask film 2. For example, a Si (silicon) underlying film 4 with a film thickness of 30 nm is formed on the silicon oxide mask film 3. Subsequently, for example, a carbon core film 5 with a film thickness of 80 nm is formed on the silicon underlying film 4. For example, an aluminum oxide (AlOx) mask film 6 with a film thickness of 5 nm is then formed on the carbon core film 5. The tunneling magnetoresistive film 1, tantalum mask film 2, silicon oxide mask film 3, silicon underlying film 4, carbon core film 5 and aluminum oxide mask film 6 can be formed by sputtering method. A resist pattern 7 is then formed by applying an electron beam writing resist on the aluminum oxide mask film 6 and then performing electron-beam writing. In this case, for example, the resist pattern 7 is a pattern with a line of 20 nm and space of 80 nm.
  • As shown in FIG. 1B, with the use of the resist pattern 7 as a mask, the RIE (Reactive Ion Etching) etching of the aluminum oxide mask film 6 is performed with CHF3 (trifluoromethane) gas. Then, the RIE etching of the carbon core film 5 is performed with oxygen gas to form a rectangular pattern 5 a. At this time, the resist pattern 7 is removed by oxygen RIE.
  • The remaining aluminum oxide film 6 a on the pattern 5 a is dipped in TMAH (tetramethyl ammonium hydroxide, marketed as NMD3 and manufactured by TOKYO OHKA KOGYO CO., LTD.) and removed. Then, as shown in FIG. 2, with the use of an ALD (Atomic Layer Deposition) method, a SiN (silicon nitride) sidewall film 8 with a film thickness of 15 nm is for example formed so as to cover the side surface and top surface of the pattern 5 a. Moreover, with the use of the ALD method, a SiOx (silicon oxide) sidewall protective film 9 with a film thickness of 5 nm is for example formed on the silicon nitride sidewall film 8.
  • Then, as shown in FIG. 3A, with the use of the RIE method, the anisotropic etching of the silicon oxide sidewall protective film 9 is performed with trifluoromethane gas. Furthermore, with the use of the RIE method, the anisotropic etching of the silicon nitride sidewall film 8 is performed with a mixed gas of CF4 (tetrafluoromethane)+O2 (oxygen)+CHF3 (trifluoromethane). Incidentally, the anisotropic etching is performed in the direction indicated by arrow in FIG. 3A. As a result of the anisotropic etching, a laminated film of the silicon nitride sidewall film 8 and silicon oxide sidewall protective film 9, which is formed on the upper portion of the pattern 5 a and the silicon underlying film 4, is selectively etched. On the side wall of the pattern 5 a, a silicon oxide/silicon nitride sidewall layer 10 is so formed as to contain a silicon nitride sidewall film 8 a and a silicon oxide sidewall protective film 9 a. Tapers are formed on the upper portion (which is an area indicated by t in FIG. 3A) and side (which is a skirt portion area indicated by u in FIG. 3A) of the silicon nitride sidewall film 8 a. Meanwhile, the etching of the silicon oxide sidewall protective film 9 a is suppressed.
  • FIG. 3B is an enlarged view of the remaining silicon oxide/silicon nitride sidewall layer 10 on the side of the pattern 5 a. As for the side surface of the silicon oxide/silicon nitride sidewall layer 10 that faces the side surface of the pattern 5 a, the upper portion (which is an area indicated by v in FIG. 3B) is made of the silicon oxide sidewall protective film 9 a; the lower portion (which is an area indicated by u in FIG. 3B) is made of the silicon nitride sidewall film 8 a. The height w1 of the area u is substantially equal to the thickness W0 of an area t; the width is s0 in a tapered shape. Here, on the side surface of the silicon oxide/silicon nitride sidewall layer 10 that faces the side surface of the pattern 5 a, the upper portion (area v) is referred to as a first area v, and the lower portion (area u) as a second area u. The upper portion (area t) of the silicon nitride sidewall film 8 a described above is referred to as a third area t.
  • Then, as shown in FIG. 3C, with the use of a CDE (Chemical Dry Etching) method with a mixed gas of CHF3 (trifluoromethane)+O2 (oxygen)+H2 (hydrogen), the isotropic dry etching of the silicon nitride sidewall film 8 a is performed; the silicon nitride sidewall film 8 a is selectively etched. Meanwhile, the etching of the silicon oxide sidewall protective film 9 a is suppressed. Thus, concavities are formed on the upper portion (which is an area indicated by t in FIG. 3C) and side (which is an area indicated by u in FIG. 3C) of the silicon nitride sidewall film 8 a.
  • FIG. 3D is an enlarged view of the silicon oxide/silicon nitride sidewall layer 10. The taper of the side u of the silicon nitride sidewall film 8 a shown in FIG. 3B is concave due to the etching of the CDE method. Here, at a point z of contact with the silicon underlying film 4, the concavity of the area u of the silicon nitride sidewall film 8 a is recessed by the amount equivalent to width s1 from the edge e of the silicon oxide sidewall protective film 9 a toward the side surface of the pattern of the silicon oxide/silicon nitride sidewall layer 10. Thanks to the creation of the recess with a width of s1, it is possible to dramatically reduce variation in the process of transferring to the silicon underlying film 4 when the silicon oxide/silicon nitride sidewall layer 10 (sidewall mask) is used.
  • As shown in FIG. 4, the pattern 5 a is then removed by RIE with oxygen gas.
  • Subsequently, as shown in FIG. 5A, the silicon oxide/silicon nitride sidewall layer 10 is used as a mask and the silicon underlying film 4 is etched by RIE with a mixed gas of SF6 (sulfur hexafluoride)+O2 (oxygen).
  • Then, as shown in FIG. 5B, the patterned silicon underlying film 4 a is used as a mask and the silicon oxide mask film 3 is etched by RIE with CHF3 (trifluoromethane) gas. Subsequently, the patterned silicon oxide mask film 3 a is used and the tantalum mask film 2 is etched by RIE with chlorinated gas.
  • Moreover, even though the process is not shown, the tunneling magnetoresistive film 1 is patterned with the use of the tantalum mask film 2 to form magnetic dots for magnetic memories (MTJ (Magnetic Tunnel Junction)).
  • According to the mask production method of the present embodiment, the skirt portion of the sidewall film of the sidewall mask is more recessed than the sidewall protective film. Therefore, it is possible to provide a processing mask with a broad process margin and small variation.
  • Incidentally, according to the above embodiment, a SiOx (silicon oxide) sidewall film may be used instead of the silicon nitride sidewall film; an AlOx (aluminum oxide) sidewall protective film may be used instead of the silicon oxide sidewall protective film. In this case, as for the anisotropic RIE etching illustrated in FIG. 3A, the aluminum oxide sidewall protective film and the silicon oxide sidewall film are continuously etched with CHF3 (trifluoromethane). As for the isotropic etching illustrated in FIG. 3C, the CDE method can be applied with a mixed gas of NF3 (nitrogen trifluoride)+N2 (nitrogen)+Ar (Argon).
  • As for isotropic etching, the following can also be adopted: etching with the use of a plasma etching method; etching with the use of a downflow etching method; and etching with the use of a discharge with a higher radical concentration than anisotropic etching. At least the process of isotropic etching shown in FIG. 3C needs to etch the sidewall film isotropically compared with the anisotropic etching shown in FIG. 3A.
  • As isotropic etching, a method called Atomic Layer Etching (ALET) is also effective. ALET is a technique of: introducing a gas serving as an etchant so that the gas is adsorbed on to the surface of a substrate; generating weak plasma with Ar or the like; and etching only a adsorbing surface layer atomistically. For example, GaAs is formed as a first layer (sidewall film), and Al oxide as a second layer (sidewall protective layer); after Cl2 (chlorine) gas is 1 L(Langmuir)—introduced, it is possible to move only one atomic layer of the GaAs plane back with an Ar discharge that is 0.1 W/cm2 or less. After the above process is repeated 10 times, a sufficient undercut is obtained. In this case, it is desirable that Al oxide be formed with a thickness of about 1 nm on the surface of the Si underlying layer. Zr oxide is used as a first layer (sidewall film) instead of GaAs and Al oxide is used as a second layer (sidewall protective layer); with BCl3 gas introduced and adsorbed as etchant gas, it is possible to selectively move the Zr oxide back with a weak discharge of Ar gas.
  • According to the present embodiment, the substrate is supposed to be a silicon substrate. However, the Ta mask film 2, the silicon oxide mask film 3 and the silicon underlying film 4 may be included as the substrate.
  • The following describes various shapes of the silicon oxide/silicon nitride sidewall layer 10 formed after the process of isotropic dry etching illustrated in FIG. 3C. The concavity of the second area u of the silicon oxide/silicon nitride sidewall layer 10 is preferably more recessed than the edge of the sidewall protective film 9 a. For example, the following structures are desirable: an arc-shaped structure as shown in FIG. 11A; a structure in which the amount of recess s1 monotonously increases as the height decreases, as shown in FIG. 11B; a positively tapered shape as shown in FIG. 11C. The most desirable one is a structure in which the curve of the concavity runs up toward the edge e of the sidewall protective film 9 a as the curve gets closer to the point z of contact with the underlying film 4 (i.e., the curve gets closer to the bottom). The reason is that when the RIE etching of the underlying film 4 is performed, RIE gas could get into the portion of height W1, even though just about 10 nm to 20 nm, and the underlying film's portion indicated by s1 could be etched. Accordingly, as shown in FIGS. 11A and 11C, it is desirable to have a structure in which a positively tapered shape is formed as the curve comes very near to the underlying film.
  • Incidentally, it is not necessary for the whole concavity of the second area u of the silicon oxide/silicon nitride sidewall layer 10 to be recessed back from the edge of the sidewall protective film 9 a. As shown in FIG. 11D, even if the curve of the concavity slightly projects, there is an effect of reducing the amount of recess compared with a conventional skirt structure. Incidentally, it is desirable that the amount of projection S1 be one-third or less of height W1.
  • Incidentally, the shape of the silicon oxide/silicon nitride sidewall layer 10 is not limited to the above one. It is desirable that the average distance from the side u of the sidewall film 8 a on the side surface of the silicon oxide/silicon nitride sidewall layer 10 to the pattern 5 a be shorter than the average distance from the side v of the sidewall protective film 9 a to the pattern 5 a. It is more preferable that the entire side u of the sidewall protective film 9 b be closer to the pattern 5 a than the side v of the sidewall protective film 9 b is.

Claims (9)

1. A method of producing a mask, comprising:
a step of forming a pattern on a substrate;
a step of forming a first film that covers a top surface and a side surface of the pattern and contains a first material;
a step of forming a second film containing a second material on the first film;
a step of performing anisotropic etching of the first and second films in a way that forms a sidewall layer including the first and second films on the side surface of the pattern and removes the first and second films on any location other than the sidewall layer;
a step of performing isotropic etching of the first film of the sidewall layer; and
and a step of removing the pattern.
2. The method of producing the mask according to claim 1, wherein:
the step of performing anisotropic etching is a step of forming the sidewall layer in such a way that a first area above a plane facing the side surface of the pattern is made of the second material and a second area below the plane is made of the first material; and
the step of performing isotropic etching is a step of forming the second area in such a way that the average distance from the second area to the side surface of the pattern is shorter than the average distance from the first area to the side surface of the pattern.
3. The method of producing the mask according to claim 2, wherein
the step of performing isotropic etching is a step of forming the second area in such a way that the second area is more recessed toward the side surface of the pattern than an edge of the first area.
4. The method of producing the mask according to claim 3, wherein
the step of performing isotropic etching is a step of forming the second area in such a way that the second area is in the shape of an arc so as to be close to the side surface of the pattern and come closer to the edge of the first area at a point of contact between the sidewall layer and the substrate.
5. The method of producing the mask according to claim 1, wherein
the step of performing isotropic etching is a step that uses a plasma etching method.
6. The method of producing the mask according to claim 1, wherein
the step of performing isotropic etching is a step that uses a downflow etching method.
7. The method of producing the mask according to claim 1, wherein
the step of performing isotropic etching is a step that uses a discharge with a higher radical concentration than the step of performing anisotropic etching.
8. The method of producing the mask according to claim 2, wherein
the first material contains silicon nitride and the second material contains silicon oxide.
9. The method of producing the mask according to claim 2, wherein
the first material contains silicon oxide and the second material contains aluminum oxide.
US12/873,652 2010-03-31 2010-09-01 Method of producing mask Active US8080478B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010083395A JP4982582B2 (en) 2010-03-31 2010-03-31 Mask manufacturing method
JP2010-083395 2010-03-31

Publications (2)

Publication Number Publication Date
US20110244688A1 true US20110244688A1 (en) 2011-10-06
US8080478B2 US8080478B2 (en) 2011-12-20

Family

ID=44710162

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/873,652 Active US8080478B2 (en) 2010-03-31 2010-09-01 Method of producing mask

Country Status (2)

Country Link
US (1) US8080478B2 (en)
JP (1) JP4982582B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120103935A1 (en) * 2010-10-28 2012-05-03 Jsr Corporation Method for improving self-assembled polymer features
US20120108068A1 (en) * 2010-11-03 2012-05-03 Texas Instruments Incorporated Method for Patterning Sublithographic Features
US20130023125A1 (en) * 2011-07-20 2013-01-24 Harmeet Singh Methods and apparatus for atomic layer etching
CN104169470A (en) * 2012-03-28 2014-11-26 阿尔斯通技术有限公司 Method for separating a metal part from a ceramic part
US20150270140A1 (en) * 2014-06-09 2015-09-24 American Air Liquide, Inc. Atomic layer or cyclic plasma etching chemistries and processes
CN106252222A (en) * 2015-06-05 2016-12-21 朗姆研究公司 GaN and the atomic layer etch of other III-V material
US10566213B2 (en) 2016-12-19 2020-02-18 Lam Research Corporation Atomic layer etching of tantalum
TWI782975B (en) * 2017-04-14 2022-11-11 日商東京威力科創股份有限公司 Etching method

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010134176A1 (en) 2009-05-20 2010-11-25 株式会社 東芝 Method for forming uneven pattern
US8883028B2 (en) * 2011-12-28 2014-11-11 Lam Research Corporation Mixed mode pulsing etching in plasma processing systems
US20130189845A1 (en) * 2012-01-19 2013-07-25 Applied Materials, Inc. Conformal amorphous carbon for spacer and spacer protection applications
US9299924B1 (en) 2015-06-29 2016-03-29 International Business Machines Corporation Injection pillar definition for line MRAM by a self-aligned sidewall transfer

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1527894A (en) 1975-10-15 1978-10-11 Mullard Ltd Methods of manufacturing electronic devices
JP3595716B2 (en) * 1999-03-01 2004-12-02 株式会社東芝 Method for manufacturing semiconductor device
US7704833B2 (en) * 2004-08-25 2010-04-27 Intel Corporation Method of forming abrupt source drain metal gate transistors
US7253118B2 (en) * 2005-03-15 2007-08-07 Micron Technology, Inc. Pitch reduced patterns relative to photolithography features
KR100674970B1 (en) * 2005-04-21 2007-01-26 삼성전자주식회사 Method for fabricating small pitch patterns by using double spacers
KR20120032024A (en) * 2007-05-23 2012-04-04 제이에스알 가부시끼가이샤 Radiation-sensitive resin composition
JP5157259B2 (en) * 2007-05-29 2013-03-06 ソニー株式会社 Solid-state imaging device and imaging apparatus
JP2009130035A (en) 2007-11-21 2009-06-11 Toshiba Corp Method of manufacturing semiconductor device
JP2009141141A (en) * 2007-12-06 2009-06-25 Mitsubishi Electric Corp Metallic pattern forming method
US7790531B2 (en) * 2007-12-18 2010-09-07 Micron Technology, Inc. Methods for isolating portions of a loop of pitch-multiplied material and related structures
US8222159B2 (en) * 2008-08-25 2012-07-17 Elpida Memory, Inc. Manufacturing method of semiconductor device
US7923321B2 (en) * 2008-11-03 2011-04-12 Taiwan Semiconductor Manufacturing Company, Ltd. Method for gap filling in a gate last process
JP5551887B2 (en) * 2009-03-31 2014-07-16 ラピスセミコンダクタ株式会社 Manufacturing method of semiconductor device

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9233840B2 (en) * 2010-10-28 2016-01-12 International Business Machines Corporation Method for improving self-assembled polymer features
US20120103935A1 (en) * 2010-10-28 2012-05-03 Jsr Corporation Method for improving self-assembled polymer features
US20120108068A1 (en) * 2010-11-03 2012-05-03 Texas Instruments Incorporated Method for Patterning Sublithographic Features
US8728945B2 (en) * 2010-11-03 2014-05-20 Texas Instruments Incorporated Method for patterning sublithographic features
US20130023125A1 (en) * 2011-07-20 2013-01-24 Harmeet Singh Methods and apparatus for atomic layer etching
US8617411B2 (en) * 2011-07-20 2013-12-31 Lam Research Corporation Methods and apparatus for atomic layer etching
CN104169470A (en) * 2012-03-28 2014-11-26 阿尔斯通技术有限公司 Method for separating a metal part from a ceramic part
US20150270140A1 (en) * 2014-06-09 2015-09-24 American Air Liquide, Inc. Atomic layer or cyclic plasma etching chemistries and processes
US9773683B2 (en) * 2014-06-09 2017-09-26 American Air Liquide, Inc. Atomic layer or cyclic plasma etching chemistries and processes
CN106252222A (en) * 2015-06-05 2016-12-21 朗姆研究公司 GaN and the atomic layer etch of other III-V material
US10566213B2 (en) 2016-12-19 2020-02-18 Lam Research Corporation Atomic layer etching of tantalum
US10566212B2 (en) 2016-12-19 2020-02-18 Lam Research Corporation Designer atomic layer etching
US11239094B2 (en) 2016-12-19 2022-02-01 Lam Research Corporation Designer atomic layer etching
US11721558B2 (en) 2016-12-19 2023-08-08 Lam Research Corporation Designer atomic layer etching
TWI782975B (en) * 2017-04-14 2022-11-11 日商東京威力科創股份有限公司 Etching method

Also Published As

Publication number Publication date
JP2011215371A (en) 2011-10-27
US8080478B2 (en) 2011-12-20
JP4982582B2 (en) 2012-07-25

Similar Documents

Publication Publication Date Title
US8080478B2 (en) Method of producing mask
KR102578718B1 (en) Hard mask for patterning magnetic tunnel junctions
US7241632B2 (en) MTJ read head with sidewall spacers
US7560768B2 (en) Nonvolatile memory device and method of manufacturing the same
EP2410588B1 (en) Magnetic Tunnel Junction Structure
US9029170B2 (en) Magnetic tunnel junction structure
CN109545790A (en) The forming method in the channel hole of three-dimensional storage
CN105448841A (en) Method for forming semiconductor structure
US9142421B2 (en) Double patterning lithography techniques
CN105762114B (en) The forming method of semiconductor structure
CN108231580A (en) A kind of method of polymer removed magnetic tunnel junction hard mask etching and formed later
US7163017B2 (en) Polysilicon etch useful during the manufacture of a semiconductor device
CN108493190A (en) Memory and forming method thereof
CN112786436A (en) Semiconductor structure and forming method thereof
US7557030B2 (en) Method for fabricating a recess gate in a semiconductor device
CN111883426B (en) Etching method and three-dimensional memory
CN116417342A (en) Method for forming semiconductor structure
JP2009205722A (en) Method for manufacturing magnetic head
KR20040043382A (en) Method for fabricating semiconductor device
US20080076257A1 (en) Method for manufacturing semiconductor device
Lee et al. Feasibility of gate patterning by using a hard mask on 0.25 μm technology and below
JP2004110999A (en) Etching method

Legal Events

Date Code Title Description
AS Assignment

Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OHSAWA, YUICHI;ITO, JUNICHI;KASHIWADA, SAORI;AND OTHERS;REEL/FRAME:025115/0222

Effective date: 20100921

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043709/0035

Effective date: 20170706

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

AS Assignment

Owner name: K.K. PANGEA, JAPAN

Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055659/0471

Effective date: 20180801

Owner name: KIOXIA CORPORATION, JAPAN

Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055669/0001

Effective date: 20191001

Owner name: TOSHIBA MEMORY CORPORATION, JAPAN

Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:K.K. PANGEA;REEL/FRAME:055669/0401

Effective date: 20180801

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12